

# 64K x 16 HIGH-SPEED CMOS STATIC RAM

**JANUARY 2004** 

#### **FEATURES**

- · High-speed access time: 20 ns
- CMOS low power operation:
   50 mW (typical) operating
   25 µW (typical) standby
- TTL compatible interface levels
- Single power supply:
   2.5V-3.6V VDD
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial Temperature Available

#### **DESCRIPTION**


The *ISSI* IS61WV6416LL is a high-speed, 1,048,576-bit static RAM organized as 65,536 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 20ns with low power consumption.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ . The active LOW Write Enable ( $\overline{\text{WE}}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{\text{UB}}$ ) and Lower Byte ( $\overline{\text{LB}}$ ) access.

The IS61WV6416LL is packaged in the JEDEC standard 44-pin TSOP-II, and 48-pin mini BGA (6mm x 8mm).

#### **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2004 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




#### **PIN CONFIGURATIONS**

# 48-Pin mini BGA (6mm x 8mm)



#### 44-Pin TSOP-II



#### **PIN DESCRIPTIONS**

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



## **TRUTH TABLE**

					I/O PIN			
Mode	WE	CE	ŌĒ	LB	ŪΒ	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Χ	High-Z	High-Z	Icc
	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	<b>D</b> оит	High-Z	Icc
	Н	L	L	Н	L	High-Z	<b>D</b> out	
	Н	L	L	L	L	<b>D</b> оит	<b>D</b> out	
Write	L	L	Х	L	Н	Din	High-Z	Icc
	L	L	Χ	Н	L	High-Z	Din	
	L	L	Χ	L	L	DIN	Din	

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
VDD	VDD Related to GND	-0.2 to +3.9	V

#### Note:

# **OPERATING RANGE (VDD)**

Range	Ambient Temperature	IS61WV6416LL
Commercial	0°C to +70°C	2.5V-3.6V
Industrial	–40°C to +85°C	2.5V-3.6V

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.



# DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	2.2	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.2	VDD + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.6	V
lu	Input Leakage	GND ≤ VIN ≤ VDD	<b>–1</b>	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μΑ

#### Notes:

# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-20 ns					
Symbol	Parameter	Test Conditions	Options	Min.	Max.	Unit	
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	COM.	_	25	mA	
	Supply Current	IOUT = 0  mA, f = fMAX	IND.	_	30		
			typ. <sup>(2)</sup>	_	15		
lcc1	Operating Supply	VDD = Max.,	COM.	_	5	mA	
	Current	lout = 0mA, f = 0	IND.	_	5		
ISB1	TTL Standby Current	V <sub>DD</sub> = Max.,	COM.	_	2	mA	
	(TTL Inputs)	$\frac{\text{Vin}}{\text{OF}} = \text{Vih or Vil}$	IND.	_	3		
		$\overline{CE} \ge V_{IH}, f = 0$					
IsB2	CMOS Standby	$V_{DD} = Max.,$	COM.	_	20	uA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	IND.	_	20		
	, , ,	$V_{IN} \ge V_{DD} - 0.2V$ , or $V_{IN} \le 0.2V$ , $f = 0$	typ. <sup>(2)</sup>	_	4		

#### Note:

## CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

#### Note:

1. Tested initially and after any design or process changes that may affect these parameters.

<sup>1.</sup>  $V_{IL}$  (min.) = -2.0V for pulse width less than 10 ns.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at VDD=2.5V, TA=25°C. Not 100% tested.



## **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0.4V to VDD-0.3V
Input Rise and Fall Times	1.5ns
Input and Output Timing and Reference Level (VRef)	1.25V
Output Load	See Figures 1a and 1b

#### **AC TEST LOADS**





Figure 1a. Figure 1b.





# READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-20 r	-20 ns					
Symbol	Parameter	Min.	Max.	Unit				
trc	Read Cycle Time	20	_	ns				
<b>t</b> AA	Address Access Time	_	20	ns				
tона	Output Hold Time	3	_	ns				
<b>t</b> ACE	CE Access Time	_	20	ns				
<b>t</b> DOE	OE Access Time	_	8	ns				
thzoe <sup>(2)</sup>	OE to High-Z Output	0	8	ns				
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0		ns				
thzce(2	CE to High-Z Output	0	8	ns				
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	ns				
<b>t</b> BA	LB, UB Access Time	_	8	ns				
<b>t</b> HZB	LB, UB to High-Z Output	0	8	ns				
<b>t</b> LZB	LB, UB to Low-Z Output	0	_	ns				

<sup>1.</sup> Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> Not 100% tested.




#### **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## READ CYCLE NO. 2<sup>(1,3)</sup>



- WE is HIGH for a Read Cycle.
   The device is continuously selected. OE, CE, UB, or LB = V<sub>IL</sub>.
   Address is valid prior to or coincident with CE LOW transition.



## WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20	) ns	
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	_	ns
tsce	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	_	ns
<b>t</b> HA	Address Hold from Write End	0		ns
<b>t</b> sa	Address Setup Time	0		ns
<b>t</b> PWB	LB, UB Valid to End of Write	12	_	ns
<b>t</b> PWE1	WE Pulse Width (OE = HIGH)	12	_	ns
tPWE2	WE Pulse Width (OE = LOW)	17	_	ns
tsp	Data Setup to Write End	9	_	ns
<b>t</b> HD	Data Hold from Write End	0		ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output	_	9	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	3		ns


<sup>1.</sup> Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> The internal write time is defined by the overlap of \(\overlap{\overlap}{E}\) LOW and \(\overlap{\overlap}{UB}\) or \(\overlap{LB}\), and \(\overlap{WE}\) LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




# WRITE CYCLE NO. $1^{(1,2)}$ ( $\overline{CE}$ Controlled, $\overline{OE}$ = HIGH or LOW)






# **WRITE CYCLE NO.** $2^{(1)}$ (WE Controlled, $\overline{OE}$ = HIGH during Write Cycle)




## WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





### WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t<sub>SA</sub>, t<sub>HA</sub>, t<sub>SD</sub>, and t<sub>HD</sub> timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE}$  = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.




## **DATA RETENTION SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Condition	Operations	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Wavefor	m	1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	COM.	_	4	20	μA
			IND.	_	4	20	
tsdr	Data Retention Setup Time	See Data Retention Wavefor	m	0	_	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Wavefor	m	<b>t</b> RC	_	_	ns

#### Note:

# DATA RETENTION WAVEFORM (CE Controlled)



<sup>1.</sup> Typical values are measured at VDD = 2.5V,  $TA = 25^{\circ}C$ . Not 100% tested.



# **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
20	IS61WV6416LL-20TI	TSOP-II
20	IS61WV6416LL-20BI	mini BGA (6mm x 8mm)