



**256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs**

**Preliminary
IDT71V65612
IDT71V65812**

Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 - BW4) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply ($\pm 5\%$)
- ◆ 2.5V I/O Supply (VDDQ)
- ◆ Power down controlled by ZZ input
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V65612/5812 are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write. The IDT71V65612/5812 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V65612/5812 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values.

There are three chip enable pins (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V65612/5812 has an on-chip burst counter. In the burst mode, the IDT71V65612/5812 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V65612/5812 SRAM utilize IDT's latest high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3	Chip Enables	Input	Synchronous
OE	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
ZZ	Sleep Mode	Input	Asynchronous
VO0-VO31, VO1-VO4	Data Input / Output	IO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5314 tbl 01

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71V65612/5812. (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71V65612/5812. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input and it must not change during device operation.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the 71V65612/5812. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller; sampled on rising edge of TCK.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V65612/5812 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:


1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

5314 Ibl 02

Functional Block Diagram



Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V _{DDQ}	I/O Supply Voltage	2.375	2.5	2.625	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	1.7	—	V _{DD} +0.3	V
V _{IH}	Input High Voltage - I/O	1.7	—	V _{DDQ} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.7	V

NOTES:

1. V_{IL} (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

5314 tbl 03

Recommended Operating Temperature and Supply Voltage


Grade	Temperature ⁽¹⁾	V _{SS}	V _{D^D}	V _{D^{DQ}}
Commercial	0° C to +70° C	0V	3.3V±5%	2.5V±5%

5314 tbl 05

NOTES:

1. T_A is the "instant on" case temperature.

Pin Configuration — 256K x 36




Top View 100 TQFP

NOTES:

1. Pins 14, 16 and 66 do not have to be connected directly to V_{D^D} as long as the input voltage is $\geq V_{IH}$.
2. Pin 84 is reserved for a future 16M.
3. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins TMS, TDI, TDO and TCK. Within the current version these pins can be left unconnected, tied LOW (V_{SS}), or tied HIGH (V_{D^D}).

Pin Configuration — 512K x 18



Top View 100 TQFP

NOTES:

1. Pins 14, 16 and 66 do not have to be connected directly to V_{DD} as long as the input voltage is $\geq V_{IH}$.
2. Pin 84 is reserved for a future 16M.
3. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. Within the current version these pins can be left unconnected, tied LOW (V_{SS}), or tied HIGH (V_{DD}).

100 TQFP Capacitance⁽¹⁾

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5314 tbl 07

165 fBGA Capacitance⁽¹⁾

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	TBD	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	TBD	pF

5314 tbl 07b

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	V
V _{TERM} ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
V _{TERM} ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DDQ} +0.5	V
T _A ⁽⁷⁾	Operating Temperature	-0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	2.0	W
I _{OUT}	DC Output Current	50	mA

5314 tbl 06

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} terminals only.
3. V_{DDQ} terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
7. TA is the "instant on" case temperature

119 BGA Capacitance⁽¹⁾

(TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	7	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5314 tbl 07a

Pin Configuration — 256K X 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE2	A3	ADV/LD	A9	CE2	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE1	VSS	I/O13	I/O14
F	VDDQ	I/OP19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	A17	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	R/W	VSS	I/O9	I/O8
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	CEN	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/O0	I/OP1
R	NC	A5	LBO	VDD	VDD(1)	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ
U	VDDQ	DNU(3)	DNU(3)	DNU(3)	DNU(3)	DNU(3)	VDDQ

5314 drw 13a

Top View

Pin Configuration — 512K X 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(2)	A8	A16	VDDQ
B	NC	CE2	A3	ADV/LD	A9	CE2	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O7	NC
E	NC	I/O9	VSS	CE1	VSS	NC	I/O6
F	VDDQ	NC	VSS	OE	VSS	I/O5	VDDQ
G	NC	I/O10	BW2	A18	VSS	NC	I/O4
H	I/O11	NC	VSS	R/W	VSS	I/O3	NC
J	VDDQ	VDD	VDD(1)	VDD	VDD(1)	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O2
L	I/O13	NC	VSS	NC	BW1	I/O1	NC
M	VDDQ	I/O14	VSS	CEN	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O0	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/OP1
R	NC	A5	LBO	VDD	VDD(1)	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ
U	VDDQ	DNU(3)	DNU(3)	DNU(3)	DNU(3)	DNU(3)	VDDQ

5314 drw 13b

Top View

NOTES:

1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is $\geq V_{IH}$.
2. A4 is reserved for future 16M.
3. DNU = Do not use; Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and \overline{TRST} . Within the current version these pins can be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Pin Configuration — 256K X 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽²⁾	A7	\overline{CE}_1	\overline{BW}_3	\overline{BW}_2	\overline{CE}_2	\overline{CEN}	ADV/ \overline{LD}	A17	A8	NC
B	NC	A6	CE2	\overline{BW}_4	\overline{BW}_1	CLK	R/ \overline{W}	\overline{OE}	NC ⁽²⁾	A9	NC ⁽²⁾
C	I/O3	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O2	
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O15	I/O14	
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O13	I/O12	
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O11	I/O10	
G	I/O ₂₃	I/O22	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O9	I/O8	
H	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	VSS	VSS	VDD	NC	NC	ZZ	
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O7	I/O6	
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O5	I/O4	
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O3	I/O2	
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O1	I/O0	
N	I/O4	NC	VDDQ	VSS	DNU ⁽³⁾	NC	VDD ⁽¹⁾	VSS	VDDQ	NC	I/O1
P	NC	NC ⁽²⁾	A5	A2	DNU ⁽³⁾	A1	DNU ⁽³⁾	A10	A13	A14	NC
R	\overline{LBO}	NC ⁽²⁾	A4	A3	DNU ⁽³⁾	A0	DNU ⁽³⁾	A11	A12	A15	A16

5314 tbt 25a

Pin Configuration — 512K X 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽²⁾	A7	\overline{CE}_1	\overline{BW}_2	NC	\overline{CE}_2	\overline{CEN}	ADV/ \overline{LD}	A18	A8	A10
B	NC	A6	CE2	NC	\overline{BW}_1	CLK	R/ \overline{W}	\overline{OE}	NC ⁽²⁾	A9	NC ⁽²⁾
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O1	
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O7	
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O6	
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O5	
G	NC	I/O11	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O4	
H	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	VSS	VSS	VDD	NC	NC	ZZ	
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O3	NC	
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O2	NC	
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O1	NC	
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O0	NC	
N	I/O2	NC	VDDQ	VSS	DNU ⁽³⁾	NC	VDD ⁽¹⁾	VSS	VDDQ	NC	NC
P	NC	NC ⁽²⁾	A5	A2	DNU ⁽³⁾	A1	DNU ⁽³⁾	A11	A14	A15	NC
R	\overline{LBO}	NC ⁽²⁾	A4	A3	DNU ⁽³⁾	A0	DNU ⁽³⁾	A12	A13	A16	A17

5314 tbt25b

NOTES:

- Pins H1, H2 and N7 do not have to be connected directly to VDD as long as the input voltage is $\geq V_{IH}$.
- Pins B9, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, 144M, and 288M respectively.
- DNU = Do not use. Pins P5, R5, P7, R7 and N5 are reserved for respective JTAG pins: TDI, TMS, TDO, TCK and \overline{TRST} on future revisions. Within the current versions these pins can be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	H	Select	L	X	External	X	LOAD READ	Q ⁽⁷⁾
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	X	Deselect	L	X	X	X	DESELECT or STOP ⁽³⁾	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND ⁽⁴⁾	Previous Value

5314 tbl 08

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either (\overline{CE}_1 , or \overline{CE}_2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When \overline{CEN} is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/O remains unchanged.
5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, CE2 = H on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW ₁	BW ₂	BW _{3⁽³⁾}	BW _{4⁽³⁾}
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/Op ₁) ⁽²⁾	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/Op ₂) ⁽²⁾	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/Op ₃) ^(2,3)	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/Op ₄) ^(2,3)	L	H	H	H	L
NO WRITE	L	H	H	H	H

5314 tbl 09

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5314 tbl 10

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)


	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5314 tbl 11

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾



5314 drw 03

NOTES:

- This assumes \overline{CEN} , $\overline{CE_1}$, CE_2 , $\overline{CE_2}$ are all true.
- All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(1)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A ₁	H	L	L	L	X	L	Q ₀	Load read
n+3	X	X	L	H	L	X	L	Q ₀₊₁	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q ₁	NOOP
n+5	A ₂	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q ₂	Deselect or STOP
n+8	A ₃	L	L	L	L	L	L	Q ₂₊₁	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A ₄	L	L	L	L	L	X	D ₃	Load write
n+11	X	X	L	H	L	X	X	D ₃₊₁	Deselect or STOP
n+12	X	X	H	X	L	X	X	D ₄	NOOP
n+13	A ₅	L	L	L	L	L	X	Z	Load write
n+14	A ₆	H	L	L	L	X	X	Z	Load read
n+15	A ₇	L	L	L	L	L	X	D ₅	Load write
n+16	X	X	H	X	L	L	L	Q ₆	Burst write
n+17	A ₈	H	L	L	L	X	X	D ₇	Load read
n+18	X	X	H	X	L	X	X	D ₇₊₁	Burst read
n+19	A ₉	L	L	L	L	L	L	Q ₈	Load write

5314 tbl 12

NOTES:

1. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q ₀	Contents of Address A ₀ Read Out

5314 tbl 13

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q ₀	Address A ₀ Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q ₀₊₁	Address A ₀₊₁ Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q ₀₊₂	Address A ₀₊₂ Read Out, Inc. Count
n+5	A ₁	H	L	L	L	X	L	Q ₀₊₃	Address A ₀₊₃ Read Out, Load A ₁
n+6	X	X	H	X	L	X	L	Q ₀	Address A ₀ Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q ₁	Address A ₁ Read Out, Inc. Count
n+8	A ₂	H	L	L	L	X	L	Q ₁₊₁	Address A ₁₊₁ Read Out, Load A ₂

5314 tbl 14

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance..
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D ₀	Write to Address A ₀

5314 tbl 15

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance..
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D ₀	Address A ₀ Write, Inc. Count
n+3	X	X	H	X	L	L	X	D ₀₊₁	Address A ₀₊₁ Write, Inc. Count
n+4	X	X	H	X	L	L	X	D ₀₊₂	Address A ₀₊₂ Write, Inc. Count
n+5	A ₁	L	L	L	L	L	X	D ₀₊₃	Address A ₀₊₃ Write, Load A ₁
n+6	X	X	H	X	L	L	X	D ₀	Address A ₀ Write, Inc. Count
n+7	X	X	H	X	L	L	X	D ₁	Address A ₁ Write, Inc. Count
n+8	A ₂	L	L	L	L	L	X	D ₁₊₁	Address A ₁₊₁ Write, Load A ₂

5314 tbl 16

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance..
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	H	L	L	L	X	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A ₁	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q ₀	Clock Ignored, Data Q ₀ is on the bus.
n+4	X	X	X	X	H	X	L	Q ₀	Clock Ignored, Data Q ₀ is on the bus.
n+5	A ₂	H	L	L	L	X	L	Q ₀	Address A ₀ Read out (bus trans.)
n+6	A ₃	H	L	L	L	X	L	Q ₁	Address A ₁ Read out (bus trans.)
n+7	A ₄	H	L	L	L	X	L	Q ₂	Address A ₂ Read out (bus trans.)

5314 tbl 17

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	L	L	L	L	L	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A ₁	L	L	L	L	L	X	X	Clock Valid.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A ₂	L	L	L	L	L	X	D ₀	Write Data D ₀
n+6	A ₃	L	L	L	L	L	X	D ₁	Write Data D ₁
n+7	A ₄	L	L	L	L	L	X	D ₂	Write Data D ₂

5314 tbl 18

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	BWx	\overline{OE}	I/O ⁽³⁾	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A ₀	H	L	L	L	X	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A ₁	H	L	L	L	X	L	Q ₀	Address A ₀ Read out. Load A ₁ .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	L	Q ₁	Address A ₁ Read out. Deselected.
n+7	A ₂	H	L	L	L	X	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	L	Q ₂	Address A ₂ Read out. Deselected.

5314 tbl 19

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	BWx	\overline{OE}	I/O ⁽³⁾	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A ₀	L	L	L	L	L	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A ₁	L	L	L	L	L	X	D ₀	Address Do Write in. Load A ₁ .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	X	D ₁	Address D ₁ Write in. Deselected.
n+7	A ₂	L	L	L	L	L	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	X	D ₂	Address D ₂ Write in. Deselected.

5314 tbl 20

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE₂ = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE₂ = L.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_U $	Input Leakage Current	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	5	μA
$ I_L $	\overline{LBO} Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	30	μA
$ I_O $	Output Leakage Current	$V_{OUT} = 0V$ to V_{DDQ} , Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +6mA$, $V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -6mA$, $V_{DD} = \text{Min.}$	2.0	—	V

NOTE:

5314 tbl 21

- The \overline{LBO} pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	200MHz	166MHz	Unit
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/\overline{LD} = X$, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{\text{Max}}^{(2)}$	400	350	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = 0^{(2,3)}$	40	40	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $< V_{LD}$, $f = f_{\text{Max}}^{(2,3)}$	130	120	mA
I_{SB3}	Idle Power Supply Current	Device Selected, Outputs Open, $\overline{CEN} \geq V_{IH}$, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = f_{\text{Max}}^{(2,3)}$	40	40	mA
I_{ZZ}	Full Sleep Mode Supply Current	Device Selected, Outputs Open, $\overline{CEN} \leq V_{IL}$, $V_{DD} = \text{Max.}$, $ZZ \geq V_{HD}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = f_{\text{Max}}^{(2,3)}$	40	40	mA

NOTES:

5314 tbl 22

- All values are maximum guaranteed values.
- At $f = f_{\text{MAX}}$, inputs are cycling at the maximum frequency of read cycles of $1/\text{tcyc}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDQ} - 0.2V$, $V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V$, $V_{LD} = 0.2V$.

AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions ($V_{DDQ} = 2.5V$)

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$V_{DDQ}/2$
Output Timing Reference Levels	$V_{DDQ}/2$
AC Test Load	See Figure 1

5314 tbl 23

AC Electrical Characteristics(V_{DD} = 3.3V +/-5%, TA = 0 to 70°C)


Symbol	Parameter	200MHz		166MHz		Unit
		Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	5	—	6	—	ns
t _F ⁽¹⁾	Clock Frequency	—	200	—	166	MHz
t _{CH} ⁽²⁾	Clock High Pulse Width	1.8	—	1.8	—	ns
t _{CL} ⁽²⁾	Clock Low Pulse Width	1.8	—	1.8	—	ns
Output Parameters						
t _{CD}	Clock High to Valid Data	—	3.2	—	3.5	ns
t _{CDC}	Clock High to Data Change	1	—	1	—	ns
t _{CHZ} ^(3,4,5)	Clock High to Output Active	1	—	1	—	ns
t _{CHZ} ^(3,4,5)	Clock High to Data High-Z	1	3	1	3	ns
t _{OE}	Output Enable Access Time	—	3.2	—	3.5	ns
t _{OLZ} ^(3,4)	Output Enable Low to Data Active	0	—	0	—	ns
t _{OHZ} ^(3,4)	Output Enable High to Data High-Z	—	3.5	—	3.5	ns
Set Up Times						
t _{SE}	Clock Enable Setup Time	1.5	—	1.5	—	ns
t _{SA}	Address Setup Time	1.5	—	1.5	—	ns
t _{SD}	Data In Setup Time	1.5	—	1.5	—	ns
t _{SW}	Read/Write (R/W) Setup Time	1.5	—	1.5	—	ns
t _{SADV}	Advance/Load (ADV/LD) Setup Time	1.5	—	1.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.5	—	1.5	—	ns
t _{SB}	Byte Write Enable (BWx) Setup Time	1.5	—	1.5	—	ns
Hold Times						
t _{HE}	Clock Enable Hold Time	0.5	—	0.5	—	ns
t _{HA}	Address Hold Time	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.5	—	0.5	—	ns
t _{HW}	Read/Write (R/W) Hold Time	0.5	—	0.5	—	ns
t _{HADV}	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	ns
t _{HB}	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	ns

NOTES:

1. t_F = 1/t_{CYC}.
2. Measured as HIGH above 0.6V_{DDQ} and LOW below 0.4V_{DDQ}.
3. Transition is measured ±200mV from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that t_{CHZ} (device turn-off) is about 1ns faster than t_{CLZ} (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t_{CLZ} is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t_{CHZ}, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

5314 tbl 24


Timing Waveform of Read Cycle^(1,2,3,4)



NOTES:

1. $Q(A_1)$ represents the first output from the external address A_1 . $Q(A_2)$ represents the next output from the external address A_2 ; $Q(A_{2+i})$ represents the next output data in the burst sequence of the base address A_2 , etc. where address bits A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
2. CE_2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE_2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/ID LOW.
4. R/W is don't care when the SRAM is bursting (ADV/ID sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


Timing Waveform of Write Cycles^(1,2,3,4,5)



NOTES:

1. D(A1) represents the first input to the external address A1; D(A2) represents the next input to the external address A2; etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{BO} input.
2. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE_2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/ID LOW.
4. R/W is don't care when the SRAM is bursting (ADV/ID sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals (BW_i) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of Combined Read and Write Cycles^(1,2,3)



NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH.
3. Individual Byte Write signals (BW_x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of CEN Operation^(1,2,3,4)



NOTES:

1. Q(A₁) represents the first output from the SRAM corresponding to address A₂.
2. CE₁ and CE₂ timing transitions are identical but inverted to the CE₁ and CE₂ signals. For example, when CE₁ and CE₂ are LOW on this waveform, OE₂ is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte/Write signals (BV_X) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of CS Operation^(1,2,3,4)



NOTES:

- Q(A1) represents the first output from the SRAM corresponding to address A3.
- CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE_2 is HIGH.
- \overline{CEN} when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- Individual Byte Write signals (BW_i) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline



S/N FOL	JEDEC VARIATION			NOTE
	MIN	NOM	MAX	
A	—	—	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00	BSC	4	
D1	20.00	BSC	5.2	
E	16.00	BSC	4	
E1	14.00	BSC	5.2	
N	100			
ND	30			
NE	20			
e	.65	BSC		
b	.22	.32	.38	7
b1	.22	.30	.33	
ccc	—	—	.10	
ddd	—	—	.13	

NOTES:



- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUM **[A-B]** AND **[D-E]** TO BE DETERMINED AT DATUM PLANE **[H-C]**
- DIMENSIONS **D** AND **E** ARE TO BE DETERMINED AT SEATING PLANE **[C]**
- DIMENSIONS **D1** AND **E1** DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. **D1** AND **E1** ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION **b** DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE **b** DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX





	MIN	MAX
P	22.80	23.00
P1	19.80	20.00
P2	18.85	BSC
Q	16.80	17.00
Q1	13.80	14.00
Q2	12.35	BSC
X	.30	.50
e	.65	BSC
N	100	

TOLERANCES UNLESS SPECIFIED		DECIMAL ANGULAR		INCHES	
XX-5	4				
XXX-5					
XXXX-5					
APPROVALS	DATE	TITLE		PK PACKAGE OUTLINE	
SUPERVISOR	08/09/94	14.0 X 20.0 X 1.4 mm TQFP		1.00/.10 FORM	
CHECKED		SIZE DRAWING No.		PSC-4045	
REVIEWED		REV		C	
DO NOT SCALE DRAWING		SHEET 1 OF 2			


119 Ball Grid Array (BGA) Package Diagram Outline



165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



Timing Waveform of \overline{OE} Operation⁽¹⁾



5314 drw 11

NOTE:

1. A read operation is assumed to be in progress.

Ordering Information

IDT	XXXX	S	XX	XX	
	Device Type	Power	Speed	Package	
				PF BG BQ	100-pin Plastic Thin Quad Flatpack, 100 pin 119 Ball Grid Array (BGA) 165 Fine Pitch Ball Grid Array (fBGA)
				200 166	Clock Frequency in Megahertz
				IDT71V65612 IDT71V65812	256Kx36 Pipelined ZBT SRAM 512Kx18 Pipelined ZBT SRAM

5314 drw 12

Datasheet Document History

12/31/99		Created new datasheet from IDT71V656 and IDT71V658
04/20/00	Pg. 5,6	Added JTAG test pins to TQFP pin configuration; removed footnote Add clarification note to Recommended Operating Characteristics and Absolute Max Ratings table
	Pg. 7	Add note to BGA Pin Configuration; correct typo in pinout
	Pg. 21	Insert TQFP Package Diagram Outline
05/23/00		Add new package offering, 13mm x 15mm 165 fine pitch ball grid array
	Pg. 23	Correction within 119 BGA Package Diagram Outline
07/28/00	Pg. 5-8	Remove JTAG pins from TQFP, BG119 and BQ165 pinouts, refer to IDT71V656xx and IDT71V658xx device errata sheet
	Pg. 7,8	Correct error in pinout, B2 on BG119 and B1 on BQ165 pinout
	Pg. 23	Update BG119 Package Diagram Dimensions
11/04/00	Pg. 8	Add note to pin N5 on BQ165 pinout, reserved for JTAG <u>TRST</u>
	Pg. 15	Add I _{zz} to DC Electrical Characteristics



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.