

PRELIMINARY IDT70V16/5S/L

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 15/20/25ns (max.)
 - Industrial: 20ns (max.)
- Low-power operation
 - IDT70V16/5S

Active: 430mW (typ.)

Standby: 3.3mW (typ.)

- IDT70V16/5L


Active: 415mW (typ.)

Standby: 660µW (typ.)

IDT70V16/5 easily expands data bus width to 18 bits or

- more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master
 M/S = VIL for BUSY input on Slave
- Busy and Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- ◆ LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PLCC and an 80-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Functional Block Diagram



NOTES:

- 1. A₁₃ is a NC for IDT70V15.
- In MASTER mode: BUSY is an output and is a push-pull driver In SLAVE mode: BUSY is input.
- 3. BUSY outputs and INT outputs are non-tri-stated push-pull drivers.

AUGUST 2002

©2002 Integrated Device Technology, Inc.

Description

The IDT70V16/5 is a high-speed 16/8K x 9 Dual-Port Static RAM. The IDT70V16/5 is designed to be used as stand-alone Dual-Port RAMs or as a combination MASTER/SLAVE Dual-Port RAM for 18-bit-or-more wider systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results infull-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for

reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 430mW of power.


The IDT70V16/5 is packaged in a 64-pin PLCC (Plastic Leaded Chip Carriers) and an 80-pinTQFP (Thin Quad Flatpack).

Pin Configurations(1,2,3,4)



- 1. A₁₃ is a NC for IDT70V15.
- 2. All VDD pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately .95 in x .95 in x .17 in.
- 5. This package code is used to reference the package diagram.
- 6. This text does not imply orientation of Part-marking.

Pin Configurations (1,2,3,4) (con't.)



- 1. A₁₃ is a NC for IDT70V15.
- 2. All $\ensuremath{\mathsf{V}}_{\ensuremath{\mathsf{DD}}}$ pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. PN80-1 package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CE	C ER	Chip Enable
R/\overline{W}_L	R/W̄R	Read/Write Enable
ŌĒL	OE R	Output Enable
Aol - A13L ⁽¹⁾	Aor - A13R ⁽¹⁾	Address
I/Ool - I/O8L	I/Oor - I/O8R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/S	Master or Slave Select
Vcc		Power (3.3V)
G	ND	Ground (0V)

5669 tbl 01

NOTE:

1. A₁₃ is a NC for IDT70V15.

Truth Table I: Non-Contention Read/Write Control

	Inpu	ıts ⁽¹⁾		Outputs	
CE	R/W	Œ	SEM	I/O ₀₋₈	Mode
Н	Х	Х	Н	High-Z	Deselcted: Power-Down
L	L	Χ	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAout	Read Memory
Х	Х	Н	Х	High-Z	Outputs Disabled

NOTE: 569 tbl 02

1. Condition: A_{0L} — $A_{13L} \neq A_{0R}$ — A_{13R}

Truth Table II: Semaphore Read/Write Control(1)

	Inp	uts		Outputs				
ΖĒ	R/W	Œ	SEM	I/O ₀₋₈	Mode			
Н	Н	L	L	DATAout	Read Semaphore Flag Data Out (I/O ₀ - I/O ₈)			
Н	1	Х	L	DATAIN	Write VOo into Semaphore Flag			
L	Х	Х	L	_	Not Allowed			

NOTE: 5669 tbl 03

1. There are eight semaphore flags written to via I/O_0 and read from all I/O_5 (I/O_0 - I/O_8). These eight semaphores are addressed by A₀ - A₂.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-65 to +150	°C
NuT	Junction Temperature	+150	۰C
Іоит	DC Output Current	50	mA

NOTES: 5669 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Capacitance $^{(1)}$ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES

- This parameter is determined by device characteristics but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

	-		
Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES:

5669 thl 0

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage	2.0	_	V _{DD} +0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

NOTES:

5669 tbl 06

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed VDD + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

5669 thl 07

<u> </u>	g . cpc. ata. c a.	ia cappij toitage itt	<u> </u>	100 0.	<u> </u>	, ,	
				16/5S	70V		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	$V_{DD} = 3.6V$, $V_{IN} = 0V$ to V_{DD}	_	10	_	5	μA
ILO	Output Leakage Currentt ⁽¹⁾	\overline{CE} = VIH, VOUT = 0V to VDD	_	10	_	5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTE:

1. At VDD ≤ 2.0V, Input leakages are undefined.

5669 tbl 09

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range⁽¹⁾ (VDD = 3.3V ± 0.3V)

<u> </u>	Joi atai o aii	a ouppry voitage ital		(V D	<u> </u>	, v <u> </u>	,				
						/5X15 Only	70V16 Cor & I	m'l	70V16 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Тур.(2)	Max.	Тур.(2)	Max.	Тур.(2)	Max.	Unit
l DD	Dynamic Operating Current (Both Ports Active)	$\overline{\overline{CE}}$ = Vit, Outputs Disabled $\overline{\overline{SEM}}$ = ViH $f = \int_{\overline{MAX}}^{(3)}$	COM'L	S L	150 140	215 185	140 130	200 175	130 125	190 165	mA
	(BUILL POLS ACTIVE)	T = IMAX**/	IND	S L			140 130	225 195	_	11	
ISB1	Standby Current (Both Ports - TTL	\overline{CER} and $\overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(3)}$	COM'L	S L	25 20	35 30	20 15	30 25	16 13	30 25	mA
	Level Inputs)	T = IMAX**/	MIL & IND	S L		_	20 15	45 40		-	
ISB2	Standby Current (One Port - TTL	\[\overline{\text{CE}}'A^* = VIL and \[\overline{\text{CE}}'B^* = VIH^{(5)} \] Active Port Outputs Disabled, \[f = f(MAX^{(5)}) \] \[\overline{\text{Port N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[\overline{\text{N}} \] \[COM'L	S L	85 80	120 110	80 75	110 100	75 72	110 95	mA
	Level Inputs)	SEMR = SEML = VIH	MIL & IND	S L			80 75	130 115			
ISB3	Full Standby Current (Both Ports -	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VDD - 0.2V$,	COM'L	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
	CMOS Level Inputs) $ \begin{array}{c} \text{VIN} \geq \text{VDD} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, f} = 0^{(4)} \\ \text{SEMR} = \text{SEML} \geq \text{VDD} - 0.2 \text{V} \end{array} $	$VIN \le 0.2V$, $f = 0^{(4)}$	MIL & IND	S L		11	1.0 0.2	15 5	1 1	11	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{\text{DE}}$ 'A" $\leq 0.2\text{V}$ and $\overline{\text{DE}}$ 'B" $\geq \text{VDD} - 0.2\text{V}^{(5)}$	COM'L	S L	85 80	125 105	80 75	115 100	75 70	105 90	mA
	Conos Level Inputs)		MIL & IND	S L	11		80 75	130 115			

NOTES:

- 1. 'X' in part number indicates power rating (S or L)
- 2. $V_{DD} = 3.3V$, $T_{A} = +25^{\circ}C$, and are not production tested. IDD DC = 115mA (typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Output Loads and AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

DATAOUT SUSY 435Ω 30pF

3.3V





Figure 1. AC Output Test Load

Figure 2. Output Test Load (for t.z, tHz, twz, tow) *Including scope and jig.

Timing of Power-Up / Power-Down



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾


		70V16/5X ⁻ Com'l On		Co	5/5X20 m'l Ind	70V16 Com'		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	15	_	20	_	25	_	ns
taa	Address Access Time		15	-	20		25	ns
t ACE	Chip Enable Access Time ⁽³⁾		15	_	20		25	ns
tabe	Byte Enable Access Time ⁽³⁾	_	15	_	20	_	25	ns
taoe	Output Enable Access Time ⁽³⁾	_	10	_	12	_	13	ns
tон	Output Hold from Address Change	3		3	_	3	_	ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1,2)		10		12		15	ns
tru	Chip Enable to Power Up Time (1.2)	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ^(1,2)		15		20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10		10		ns
tsaa	Semaphore Address Access ⁽³⁾		15		20		25	ns

NOTES:

5669 tbl 11

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access semaphore, \overline{CE} = VIH and \overline{SEM} = VIL
- 4. 'X' in part number indicates power rating (S or L).

Waveform of Read Cycles⁽⁵⁾




- Timing depends on which signal is asserted last, OE or CE.
 Timing depends on which signal is de-asserted first, CE or OE.
- 3. tbod delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last: taoe, tace, taa or tBDD.
- 5. SEM = VIH.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾


		70V16/5X15 70V16/5X20 Com'l Only Com'l & Ind		70V16/5X25 Com'l Only				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	15	_	20	_	25	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	12	_	15	_	20	_	ns
taw	Address Valid to End-of-Write	12	-	15	-	20	_	ns
tas	Address Set-up Time ⁽³⁾	0	-	0	-	0	_	ns
twp	Write Pulse Width	12	_	15	-	20	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	10	_	15	_	15	_	ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	12	_	15	ns
toн	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	10	_	12	_	15	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5	_	5	_	ns

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization but not production tested.
 To access SRAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for toh must be met by the device supplying write data to the SRAM under all operating conditions. Although toh and tow values will vary over voltageand temperature, the actual ton will always be smaller than the actual tow.
- 5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)




Timing Waveform of Write Cycle No. 2, CE Controlled Timing(1,5)



- 1. $R\overline{\mbox{/W}}$ or $\overline{\mbox{CE}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW $\overline{\text{CE}}$ and a LOW R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or R/\overline{W} (or $\overline{\text{SEM}}$ or R/\overline{W}) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during R/\overline{W} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{\text{CE}} = \text{V}_{\text{IL}}$ and $\overline{\text{SEM}} = \text{V}_{\text{IH}}$. To access Semaphore, $\overline{\text{CE}} = \text{V}_{\text{IH}}$ and $\overline{\text{SEM}} = \text{V}_{\text{IL}}$. tew must be met for either condition.


Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



NOTES:

- 1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).
- 2. "DATAout VALID" represents all I/O's (I/Oo-I/O₈) equal to the semaphore value.

Timing Waveform of Semaphore Write Condition(1,3,4)



- 1. Dor = Dol =Vih, $\overline{CE}R = \overline{CE}L =Vih$.
- 2. All timing is the same for left and right ports. Port"A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from $\overrightarrow{RW} \cdot A^*$ or $\overrightarrow{SEM} \cdot A^*$ going HIGH to $\overrightarrow{RW} \cdot B^*$ or $\overrightarrow{SEM} \cdot B^*$ going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾


			70V16/5X15 Com'l Ony		70V16/5X20 Com'l & Ind		70V16/5X25 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING (M/S = VIH)								•
tbaa	BUSY Access Time from Address Match	_	15		20		20	ns
tBDA	BUSY Disable Time from Address Not Matched	_	15	_	20	_	20	ns
t BAC	BUSY Access Time from Chip Enable LOW	_	15	_	20	_	20	ns
t BDC	BUSY Disable Time from Chip Enable HIGH	_	15	_	17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	18	_	30	_	30	ns
twн	Write Hold After BUSY ⁽⁵⁾	12		15	_	17	_	ns
BUSY TIMING (M/S = VIL)								
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	12		15	_	17	_	ns
PORT-TO-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay ⁽¹⁾	_	30		45		50	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	_	25	_	35	_	35	ns

5669 tbl 13

NOTES:

- 1. Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Read with $\overline{BUSY}^{(2,4,5)}$ (M/ \overline{S} = ViH)




NOTES:

5669 drw 12

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S}=V_{IL}$.
- 2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = VIL$ (SLAVE), \overline{BUSY} is an input. Then for this example $\overline{BUSY}^*A^* = VIH$ and \overline{BUSY}^*B^* input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A".


Timing Waveform of Write with BUSY⁽³⁾




NOTES:

- 1. twn must be met for both \overline{BUSY} input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/WB, until BUSYB goes HIGH.
- 3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A".

Waveform of \overline{BUSY} Arbitration Controlled by \overline{CE} Timing⁽¹⁾ (M/ \overline{S} = VIH)



Waveform of \overline{BUSY} Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ (M/ \overline{S} = ViH)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


	<u> </u>							
		70V16/5X15 Com'l Only		70V16/5X20 Com'l & Ind		70V16/5X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT 1	IMING							
tas	Address Set-up Time	0		0		0		ns
t _{W R}	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time		15		20		20	ns
tin R	Interrupt Reset Time		15		20		20	ns

5669 tbl 14

1. 'X' in part numbers indicates power rating (S or L).

Waveform of Interrupt Timing⁽¹⁾





- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- Timing depends on which enable signal (CE or RW) is asserted last.
 Timing depends on which enable signal (CE or RW) is de-asserted first.

Truth Table III — Interrupt Flag⁽¹⁾

Left Port					Right Port					
R/WL	ĒĒ	ŌĒL	A13L-A0L	ĪNTL	R/WR	ΖĒR	OE R	A 13R -A 0R	ĪNTR	Function
L	L	Х	3FFF ⁽⁴⁾	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INT _R Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF ⁽⁴⁾	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FFE ⁽⁴⁾	Х	Set Left INTL Flag
Х	L	L	3FFE ⁽⁴⁾	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

5669 tbl 15

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If $\overline{BUSY}R = VIL$, then no change.
- 4. A13 is a NC for IDT70V15, therefore Interrupt Addresses are 1FFF and 1FFE.

Truth Table IV — Address BUSY Arbitration

Inputs			Out	puts	
ĒĒ⊾	ՇĒ r	Aol-A13L Aor-A13R	BUSYL(1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

5669 tbl 16

NOTES:

- 1. Pins $\overline{\text{BUSY}}_R$ and $\overline{\text{BUSY}}_R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{\text{BUSY}}_X$ outputs on the IDT70V16/5 are push-pull, not open drain outputs. On slaves the $\overline{\text{BUSY}}_X$ input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
- 4. A13 a NC for IDT70V15, Address comparison will be for A0 A12.

Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)

Functions	Do - D8 Left	Do - D8 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V16/5.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/Os (I/Oo I/Os). These eight semaphores are addressed by Ao A2.
- e. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$ to access the semaphores. Refer to the semaphore Read/Write Truth Table.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V16/5 RAMs.

Functional Description

The IDT70V16/5 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V16/5 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE where a write is defined as the $\overline{\text{CE}}$ = R/\overline{W} = V_{IL} per Truth Table III. The left port clears the interrupt by an address location 3FFE access when $\overline{\text{CE}}$ = $\overline{\text{OE}}_R$ = V_{IL} , R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 3FFF (1FFF for IDT70V15) and to clear the interrupt flag (INTR), the right port must access location 3FFF. The message (9 bits) at 3FFE or 3FFF (1FFE or 1FFF for IDT70V15) is user-defined since it is in an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF (1FFE and 1FFF for IDT70V15) are not used as mail boxes but are still part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the $\overline{M/S}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying

the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT70V16/5 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

Width Expansion Busy Logic Master/Slave Arrays

When expanding an IDT70V16/5 RAM array in width while using $\overline{\text{BUSY}}$ logic, one master part is used to decide which side of the RAM array will receive a $\overline{\text{BUSY}}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{\text{BUSY}}$ signal as a write inhibit signal. Thus on the IDT70V16/5 RAM the $\overline{\text{BUSY}}$ pin is an output if the part is used as a master (M/\$\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\overline{\ov

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The \overline{BUSY} arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V16/5 are extremely fast Dual-Port 16/8Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are

completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in

Systems which can best use the IDT70V16/5 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V16/5's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Truth Table I where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V16/5 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V16/5 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and R/ $\overline{\text{W}}$) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side

through address pins $A_0 - A_2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The

semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V16/5's Dual-Port RAM. Say the 16K x 9 RAM was to be divided into two 8K x 9 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining

control, it would lock out the left side.


Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby quaranteeing a consistent data structure.



Ordering Information



NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Datasheet Document History

08/26/02: Initial Public Release



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.