

FEATURES:

- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low R_{ON} - 4Ω typical
- Flat R_{ON} characteristics over operating range
- Rail-to-rail switching 0 - 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent R_{ON} matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth - up to 500MHz
- LVTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in QSOP and TSSOP packages

APPLICATIONS:

- Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching


DESCRIPTION:

The QS3VH862 HotSwitch with 10-bit active high and low enable is a high bandwidth bus switch. The QS3VH862 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The switches are controlled by independent active low enable (\overline{BE}) and active high enable (BE) controls. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedance at the terminals.


The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH862 ideal for high performance communications applications.

The QS3VH862 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

QSOP/TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	-0.5 to +4.6	V
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +5.5	V
VTERM ⁽³⁾	DC Input Voltage Vin	-0.5 to +5.5	V
VAC	AC Input Voltage (pulse width \leq 20ns)	-3	V
IOUT	DC Output Current (max. sink current/pin)	120	mA
TSTG	Storage Temperature	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc .

CAPACITANCE ($T_A = +25^\circ C$, $F = 1MHz$, $V_{IN} = 0V$, $V_{OUT} = 0V$)

Symbol	Parameter ⁽¹⁾	Typ.	Max.	Unit
CIN	Control Inputs	3	5	pF
C _{i/o}	Quickswitch Channels (Switch OFF)	4	6	pF
C _{i/o}	Quickswitch Channels (Switch ON)	8	12	pF

NOTE:

- This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	Description
BE	Active HIGH Bus Enable
$\bar{B}E$	Active LOW Bus Enable
A0 - A9	Bus A
B0 - B9	Bus B

FUNCTION TABLE⁽¹⁾

BE	$\bar{B}E$	A0 - A9	Function
L	L	Z	Disconnect
L	H	Z	Disconnect
H	L	B0 - B9	Connect
H	H	Z	Disconnect

NOTE:

- H = HIGH Voltage Level
- L = LOW Voltage Level
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 3.3V ±0.3V

Symbol	Parameter	Test Conditions			Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	VCC = 2.3V to 2.7V		1.7	—	—	V
			VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	VCC = 2.3V to 2.7V		—	—	0.7	V
			VCC = 2.7V to 3.6V		—	—	0.8	
IIN	Input Leakage Current (Control Inputs)	0V ≤ VIN ≤ VCC			—	—	±1	µA
IOZ	Off-State Current (Hi-Z)	0V ≤ VOUT ≤ 5V, Switches OFF			—	—	±1	µA
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC = 0V			—	—	±1	µA
RON	Switch ON Resistance	VCC = 2.3V Typical at VCC = 2.5V	VIN = 0V	ION = 30mA	—	6	8	Ω
			VIN = 1.7V	ION = 15mA	—	7	9	
		VCC = 3V	VIN = 0V	ION = 30mA	—	4	6	
			VIN = 2.4V	ION = 15mA	—	5	8	

NOTE:

1. Typical values are at VCC = 3.3V and TA = 25°C.

TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V




POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ.	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	—	1	4	mA
ΔI _{CC}	Power Supply Current ^(2,3) per Input HIGH	V _{CC} = Max., V _{IN} = 3V, f = 0 per Control Input	—	—	30	μA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	See Typical I _{CCD} vs Enable Frequency graph below			

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to ΔI_{CC}.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL I_{CCD} VS ENABLE FREQUENCY CURVE AT V_{CC} = 3.3V

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


 $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	$V_{CC} = 2.5 \pm 0.2\text{V}^{(1)}$		$V_{CC} = 3.3 \pm 0.3\text{V}^{(1)}$		Unit
		Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	
t_{PLH}	Data Propagation Delay ^(2,3) A to B or B to A	—	0.2	—	0.2	ns
t_{PZH}	Switch Turn-On Delay \overline{BE} or BE to xA or xB	1.5	8	1.5	7	ns
t_{PHZ}	Switch Turn-Off Delay \overline{BE} or BE to xA or xB	1.5	7	1.5	6.5	ns
$f_{BE \text{ or } \overline{BE}}$	Operating Frequency - Enable ^(2,5)	—	10	—	20	MHz


NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at $C_L = 50\text{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for BE or \overline{BE} control input (pass voltage > V_{CC} , $V_{IN} = 5\text{V}$, $R_{LOAD} \geq 1\text{M}\Omega$, no C_{LOAD}).


SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching



Fast Ethernet Data Switching (LAN Switch)




Hot-Swapping


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS


Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	$2 \times V_{CC}$	V
V_{IH}	3	V_{CC}	V
V_T	1.5	$V_{CC}/2$	V
V_{LZ}	300	150	mV
V_{HZ}	300	150	mV
C_L	50	30	pF



Propagation Delay



Test Circuits for All Outputs



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_f \leq 2.5ns$; $t_r \leq 2.5ns$.
2. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_f \leq 2ns$; $t_r \leq 2ns$.

SWITCH POSITION

Test	Switch
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND
t_{PD}	$Open$

ORDERING INFORMATION

IDTQS XXXXX XX
Device Type Package

		Q PA	Quarter Size Outline Package Thin Shrink Small Outline Package
	3VH862		2.5V / 3.3V 10-Bit Active High and Low Enable, High Bandwidth Switch

DATA SHEET DOCUMENT HISTORY

8/6/2002 Updated according to PCN Logic-0206-11



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

logichelp@idt.com
(408) 654-6459