

HIGH-SPEED 3.3V 128K x9/x8 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


IDT70V9199/099L

Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 6/7.5/9/12ns (max.)
 - Industrial: 9ns (max.)
- Low-power operation
 - IDT70V9199/099LActive: 500mW (typ.)
 - Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Dual chip enables allow for depth expansion without additional logic

- Counter enable and reset features
- Full synchronous operation on both ports
 - 3.5ns setup to clock and 0ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 6.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 10ns cycle time, 100MHz operation in Pipelined output mode
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP)

Functional Block Diagram



NOTE:

1. I/O₀x - I/O₇x for IDT70V9099.

APRIL 2003


©2003 Integrated Device Technology, Inc. DSC-4859/3

Description:

The IDT70V9199/099 is a high-speed128K x9/x8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.


With an input data register, the IDT70V9199/099 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}_0$ and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power.

Pin Configuration(1,2,3)



- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

Pin Configuration^(1,2,3)(con't.)



- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

r III Italiic.	<u> </u>			
Left Port	Right Port	Names		
CEOL, CE1L	CEOR, CE1R Chip Enables			
$R/\overline{W}L$	R/WR	Read/Write Enable		
ŌĒL	OE R	Output Enable		
A0L - A16L	A0R - A16R	Address		
I/O0L - I/O8L ⁽¹⁾	I/O0R - I/O8R ⁽¹⁾	Data Input/Output		
CLKL	CLKR	Clock		
ADSL	ADS R	Address Strobe Enable		
CNTENL	<u>CNTEN</u> R	Counter Enable		
CNTRSTL	CNTRSTR	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline		
V	DD	Power (3.3V)		
V	SS	Ground (0V)		

NOTE:

1. I/Oox - I/O7x for IDT70V9099.

4859 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	Œ0	CE ₁	R/W	I/O ₀₋₈ ⁽⁴⁾	MODE			
Х	↑	Н	Х	Х	High-Z	High-Z Deselected-Power Down			
Х	↑	Χ	L	Χ	High-Z	Deselected-Power Down			
Х	↑	L	Н	L	DATAIN	Write			
L	↑	L	Η	Н	DATAout	Read			
Н	Х	L	Н	Χ	High-Z	Outputs Disabled			

NOTES:

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- 2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.
- 4. I/O₀ I/O₇ for IDT70V9099.

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
Х	Х	0	↑	Х	Х	L ⁽⁴⁾	Di/O(0)	Counter Reset to Address 0
An	Х	An	↑	L ⁽⁴⁾	Х	Н	Di/o(n)	External Address Loaded into Counter
An	Ар	Ар	1	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	1	Н	L ⁽⁵⁾	Н	D⊮o(p+1)	Counter Enabled—Internal Address generation

4859 tbl 03

4859 tbl 02

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{CE}_0 and \overline{OE} = ViL; CE1 and R/ \overline{W} = ViH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature ⁽²⁾	GND	VDD		
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V		
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V		

NOTES

4859 tbl 04

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	2.0	_	VDD+0.3V ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V

NOTES:

1. $VIL \ge -1.5V$ for pulse width less than 10 ns.

2. VTERM must not exceed VDD +0.3V.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
TJN	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

NOTES:

4859 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip deselect.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

OTES:

4859 tbl 07

4859 tbl 05

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

<u> </u>		p.y 1010090 11011190 (122 0101 20101)					
				70V9199/099L			
Symbol	Parameter	Test Conditions	Min.	Max.	Unit		
LI	Input Leakage Current ⁽¹⁾	$V_{DD} = 3.6V$, $V_{IN} = 0V$ to V_{DD}	_	5	μΑ		
llo	Output Leakage Current	$\overline{\text{CE}}$ = ViH or CE1 = ViL, VouT = 0V to VDD	_	5	μΑ		
Vol	Output Low Voltage	IoL = +4mA	_	0.4	V		
Voh	Output High Voltage	Ioh = -4mA	2.4	_	V		

NOTE

1. At VDD ≤ 2.0V input leakages are undefined.

4859 tbl 08

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽³⁾ (VDD = 3.3V ± 0.3V)

<u> </u>	Oldtal O	Juppiy Tolta	30	011	-3-	(100	0.01	_ 0.0	-,				
						9/099L6 I Only		9/099L7 I Only		9/099L9 & Ind		9/099L12 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ldd	Dynamic Operating		COM'L	L	220	280	200	250	175	230	150	200	mA
	Current (Both Ports Active)	Outputs Disabled, $f = fMAX^{(1)}$	IND	L	_	_	_	_	180	240	_	_	
ISB1	Standby Current	CEL = CER = VIH	COM'L	L	60	85	50	75	40	65	30	50	mA
(Both Ports - TTL Level Inputs)		$f = fMAX^{(1)}$	IND	L	_	_	_	_	50	70	_	_	
ISB2	<u> </u>		COM'L	L	145	185	130	165	110	145	95	130	mA
	Current (One Port - TTL Level Inputs)	Active Port Outputs Disabled,	IND	L	_	_	_	_	110	155	_	_	
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.4	2	0.4	2	0.4	2	0.4	2	mA
Por	Ports - CMOS Level Inputs)		IND	L	_	_	_	_	0.4	2	_	_	
ISB4	Full Standby	©E"A" ≤ 0.2V and	COM'L	L	145	180	130	160	100	140	90	125	mA
Current (One Port - CMOS Level Inputs)			IND	L	_	_	_	_	100	155		_	

NOTES:

4859 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. $\underline{\text{VDD}} = 3.3 \text{V}$, $\text{TA} = \underline{25}^{\circ}\text{C}$ for Typ, and are not production tested. $\underline{\text{IDD DC}}(\text{f=0}) = 90 \text{mA}$ (Typ).
- 5. $\overline{CE}x = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
 - $\overline{CE}X = VIH \text{ means } \overline{CE}0X = VIH \text{ or } CE1X = VIL$
 - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{V}\text{DD}$ 0.2 V
 - $\overline{\text{CE}}$ x \geq VDD 0.2V means $\overline{\text{CE}}$ 0x \geq VDD 0.2V or CE1x \leq 0.2V
 - "X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

4859 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz).
*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

4859 tbl 11

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)

	and Write Cycle Timing)(*/(Vbb	70V919	9/099L6 I Only	70V9199/099L7 Com'l Only		70V9199/099L9 Com'l & Ind		70V9199/099L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	19	_	22	_	25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	10	_	12	_	15	_	20	_	ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	6.5	_	7.5	_	12	_	12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	6.5		7.5		12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	4		5		6		8		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	4		5		6		8		ns
tr	Clock Rise Time	_	3		3		3		3	ns
tr	Clock Fall Time	_	3	_	3	_	3	_	3	ns
tsa	Address Setup Time	3.5	_	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	0		1	_	1	_	ns
tsc	Chip Enable Setup Time	3.5		4		4		4		ns
thc	Chip Enable Hold Time	0		0		1	_	1		ns
tsw	R/W Setup Time	3.5		4		4		4		ns
thw	R/W Hold Time	0		0	_	1	_	1	_	ns
tsD	Input Data Setup Time	3.5	_	4	_	4	_	4	_	ns
tHD	Input Data Hold Time	0	_	0		1	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	4	_	ns
thad	ADS Hold Time	0		0		1	_	1		ns
tscn	CNTEN Setup Time	3.5		4		4		4		ns
thon	CNTEN Hold Time	0		0		1		1		ns
tsrst	CNTRST Setup Time	3.5		4		4		4		ns
thrst	CNTRST Hold Time	0		0		1		1		ns
toe	Output Enable to Data Valid	_	6.5	_	7.5	_	9	_	12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2	-	2		ns
tonz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	15	_	18	_	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	6.5	_	7.5	_	9	_	12	ns
toc	Data Output Hold After Clock High	2	_	2		2	_	2	_	ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		2		2	_	2		ns
Port-to-Port D	lelay									
tcwdd	Write Port Clock High to Read Data Delay	_	24	_	28		35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	8	_	10		15		15	ns


NOTES

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.

^{2.} The Pipelined output parameters (tcvc2, tcb2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

Timing Waveform of Read Cycle for Flow-Through Output (FT/PIPE"x" = VIL)(3,6)




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = Vih)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. \overline{OE} is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. \overline{ADS} = VIL, \overline{CNTEN} and \overline{CNTRST} = VIH.
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ or CE1 = V_{IL} following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. 'X' here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform with Port-to-Port Flow-Through Read^(4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9199/099 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.

 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}}$ = V_{IL}; CE₁, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = V_{IH}. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. $\overline{\text{CE}}_0$ and $\overline{\text{OE}}$ = V_{IL}; CE₁, R/ $\overline{\text{W}}$, and $\overline{\text{CNTRST}}$ = V_{IH}.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. $\overline{\text{CE}_0}$ and R/\overline{W} = Vil.; CE1 and $\overline{\text{CNTRST}}$ = ViH.
- 2. $\overline{CE}_0 = V_{IL}$; CE1 = V_{IH}.
- 3. The "Internal Address" is equal to the "External Address" when \overline{ADS} = ViL and equals the counter output when \overline{ADS} = ViH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
 The 'An +1' Address is written to during this cycle.

Functional Description

The IDT70V9199/099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0$ =VIL and CE1=VIH for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9199/099's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}_0$ = VIH or CE1 = VIL to re-activate the outputs.


Depth and Width Expansion

The IDT70V9199/099 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9199/099 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18/16-bit or wider applications.



Ordering Information



NOTE:

Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.

IDT Clock Solution for IDT70V9199/099 Dual-Port

	Dual-Port I/O	Specitications		Dual-Port Clock S	IDT	IDT		
DT Dual-Port Part Number	Voltage	Voltage I/O		Input Duty Cycle Requirement	Cycle Maximum Frequency		PLL Clock Devices	Non-PLL Clock Devices
70V9199/099	3.3	LVTTL	9pF	40%	100	150ps	IDT2305 IDT2308 IDT2309	FCT3805 FCT3805D/E FCT3807 FCT3807D/E

4859 tbl12

Datasheet Document History

9/30/99: Initial Public Release 11/12/99: Replaced IDT logo

01/10/01: Page 3 Changed information in Truth Table II

Page 4 Increased storage temperature parameters

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes Removed Preliminary status

04/09/03: Consolidate multiple devices into one datasheet

Changed naming conventions from Vcc to Vdd and from GND to Vss

Page 2 & 3 Added date revision to pin configurations

Page 5 Added junction temperature to Absolute Maximum Ratings Table

Added Ambient Temperature footnote

Page 1, 6 & 16 Added 6ns speed grade

Page 6 Added updated DC power numbers to the DC Electrical Characteristics Table

Page 8 Added 6ns speed AC timing numbers and changed to E to be equal to top₂ in the AC Electrical CharacteristicsTable

Page 16 Added IDT Clock Solution Table

