

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

GENERAL DESCRIPTION




The ICS8302 is a low skew, 1-to-2 LVCMOS Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8302 has a single ended clock input. The single ended clock

input accepts LVCMOS or LVTTL input levels. The ICS8302 features a pair of LVCMOS outputs. The ICS8302 is characterized at full 3.3V for input $V_{\rm DD}$, and mixed 3.3V and 2.5V for output operating supply modes ($V_{\rm DDO}$). Guaranteed output and part-to-part skew characteristics make the ICS8302 ideal for clock distribution applications demanding well defined performance and repeatibility.


FEATURES

- 2 LVCMOS / LVTTL outputs
- LVCMOS clock input accepts LVCMOS or LVTTL input levels
- · Maximum output frequency: 350MHz
- Output skew: 25ps (typical)
- Part-to-part skew: 250ps (typical)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core, 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8302 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body **M Package** Top View



ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Туре | | Description |
|--------|------------------------------|--------|----------|---|
| 1, 6 | $V_{\scriptscriptstyle DDO}$ | Power | | Output supply pins. Connect to 3.3V or 2.5V. |
| 2 | $V_{_{\mathrm{DD}}}$ | Power | | Positive supply pin. Connect to 3.3V. |
| 3 | CLK | Input | Pulldown | LVCMOS / LVTTL clock input. |
| 4,7 | GND | Power | | Power supply ground. Connect to ground. |
| 5 | Q1 | Output | | Single clock output. LVCMOS / LVTTL interface levels. |
| 8 | Q0 | Output | | Single clock output. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------------------|----------------------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | | 4 | pF |
| | Power Dissipation Capacitance | $V_{DD}, V_{DDO} = 3.465V$ | | 23 | | pF |
| (per output) | $V_{DD} = 3.465V, V_{DDO} = 2.625V$ | | TBD | | pF | |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | ΚΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | ΚΩ |
| R _{OUT} | Output Impedance | | | 7 | | Ω |

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DDO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 112.7^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Power Supply Current | | | 11 | | mA |
| I _{DDO} | Output Supply Current | | | 2 | | mA |

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----|--|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | | | -0.3 | | 1.3 | V |
| I _{IH} | Input High Current | CLK | $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| I | Input Low Current | CLK | $V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$ | -5 | | | μΑ |
| V _{OH} | Output High Voltage; NOTE 1 | | | 2.6 | | | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | | | | 0.5 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{\text{DDO}}/2$. See Parameter Measurement Information Section,

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--|-------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 350 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE 1 | <i>f</i> ≤ 350MHz | | 2.35 | 2.8 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | 25 | 100 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | 250 | 600 | ps |
| t _R | Output Rise Time | 30% to 70% | 300 | | 800 | ps |
| t _F | Output Fall Time | 30% to 70% | 300 | | 800 | ps |
| odc | Output Duty Cycle | <i>f</i> ≤ 200MHz | 40 | | 60 | % |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from $V_{\rm DD}/2$ of the input to $V_{\rm DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{ppo}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

[&]quot;3.3V Output Load Test Circuit".

Integrated Circuit Systems, Inc.

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

Table 3C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{DD} | Power Supply Current | | | 11 | | mA |
| I _{DDO} | Output Supply Current | | | 2 | | mA |

Table 3D. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----|--|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | | | -0.3 | | 1.3 | V |
| I _{IH} | Input High Current | CLK | $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| I | Input Low Current | CLK | $V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$ | -5 | | | μA |
| V _{OH} | Output High Voltage; NOTE 1 | | | 1.8 | | | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | | | | 0.5 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement Information Section,

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--|-----------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | TBD | | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE 1 | | | TBD | | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | TBD | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | TBD | | ps |
| t _R | Output Rise Time | 30% to 70% | | TBD | | ps |
| t _F | Output Fall Time | 30% to 70% | | TBD | | ps |
| odc | Output Duty Cycle | | | TBD | | % |

All parameters measured at TBD unless noted otherwise.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


[&]quot;3.3V/2.5V Output Load Test Circuit".

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

PARAMETER MEASUREMENT INFORMATION










ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER











ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER







ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

Table 5. $\theta_{_{JA}} \text{vs. A} \text{ir Flow Table}$

θ_{JA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


TRANSISTOR COUNT

The transistor count for ICS8302 is: 322

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

PACKAGE OUTLINE - SUFFIX M






TABLE 6. PACKAGE DIMENSIONS

| SYMBOL | Millin | neters | | |
|---------|---------|---------|--|--|
| STWIBOL | MINIMUN | MAXIMUM | | |
| N | 8 | | | |
| A | 1.35 | 1.75 | | |
| A1 | 0.10 | 0.25 | | |
| В | 0.33 | 0.51 | | |
| С | 0.19 | 0.25 | | |
| D | 4.80 | 5.00 | | |
| E | 3.80 | 4.00 | | |
| е | 1.27 [| BASIC | | |
| Н | 5.80 | 6.20 | | |
| h | 0.25 | 0.50 | | |
| L | 0.40 | 1.27 | | |
| α | 0° | 8° | | |

Reference Document: JEDEC Publication 95, MS-012



ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

Table 7. Ordering Information

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|---------|------------------------------|-------------|-------------|
| ICS8302AM | 8302AM | 8 lead SOIC | 96 per tube | 0°C to 70°C |
| ICS8302AMT | 8302AM | 8 lead SOIC on Tape and Reel | 2500 | 0°C to 70°C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.