

**FEATURES:**

- Bus switches provide zero delay paths
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- Hot insertion capability
- Very low power dissipation
- Available in SSOP and TSSOP packages


**DESCRIPTION:**

The FST163232 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST163232 provides three 16-bit TTL-compatible ports that support 2:1 multiplexing. The S0,1 pins control mux select and switch enable/disable. The S0,1 inputs are synchronous and clocked on the rising edge of CLK when CLKEN is low.

Port A can be connected to port B1 or port B2 or both ports B1 and B2.

**FUNCTIONAL BLOCK DIAGRAM**




## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Control Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2	—	—	V
VIL	Control Input LOW Voltage	Guaranteed Logic LOW for Control Inputs		—	—	0.8	V
I <sub>IH</sub>	Control Input HIGH Current	Vcc = Max.	VI = Vcc	—	—	±1	μA
I <sub>IL</sub>	Control Input LOW Current		VI = GND	—	—	±1	
I <sub>OZH</sub>	Current During Bus Switch Disconnect	Vcc = Max., Vo = 0 to 5V		—	—	±1	μA
I <sub>OZL</sub>				—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OFF</sub>	Switch Power Off Leakage	Vcc = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 5.5V		—	—	±1	μA
I <sub>CC</sub>	Quiescent Power Supply Current	Vcc = Max., V <sub>IN</sub> = GND or Vcc		—	0.1	3	μA

## BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
R <sub>ON</sub>	Switch On Resistance <sup>(2)</sup>	Vcc = Min., V <sub>IN</sub> = 0V, I <sub>ON</sub> = 64mA	—	4	7	Ω
		Vcc = Min., V <sub>IN</sub> = 0V, I <sub>ON</sub> = 30mA	—	4	7	
		Vcc = Min., V <sub>IN</sub> = 2.4V, I <sub>ON</sub> = 15mA	—	6	15	
I <sub>OS</sub>	Short Circuit Current, A to B <sup>(3)</sup>	A(B) = 0V, B(A) = Vcc	100	—	—	mA

### NOTES:

1. Typical values are at Vcc = 5.0V, +25°C ambient.
2. The voltage drop between the indicated ports divided by the current through the switch.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4,5)</sup>	$V_{CC} = \text{Max.}$ Clock Pin Toggling 50% Duty Cycle 16 Switches Toggling One Select Toggling at 50% of CLK Frequency		$V_{IN} = V_{CC}$ $V_{IN} = GND$			$\mu A / MHz /$
$I_{CCD}$	Dynamic Power Supply Current <sup>(4,5)</sup>	$V_{CC} = \text{Max.}$ Clock Pin Toggling 50% Duty Cycle 32 Switches Toggling Two Select Pins Toggling at 50% of CLK Frequency		$V_{IN} = V_{CC}$ $V_{IN} = GND$			$\mu A / MHz /$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ $f_{CP} = 10MHz$ (CLK) 50% Duty Cycle $\overline{CLKEN} = \text{LOW}$ $S_0 = \text{HIGH or LOW}$ $f_i = 2.5MHz$ ( $S_1$ ) 16 Switches Toggling		$V_{IN} = V_{CC}$ $V_{IN} = GND$			mA
				$V_{IN} = V_{CC}$ $V_{IN} = 3.4V$			
				$V_{IN} = V_{CC}$ $V_{IN} = GND$			
				$V_{IN} = V_{CC}$ $V_{IN} = 3.4V$			
				$V_{IN} = V_{CC}$ $V_{IN} = GND$			
				$V_{IN} = V_{CC}$ $V_{IN} = 3.4V$			

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.  $T_A = -40^\circ C$  to  $+85^\circ C$
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or  $GND$ . Switch inputs do not contribute to  $\Delta I_{CC}$ .
- This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- $C_{PD} = I_{CCD}/V_{CC}$   
 $C_{PD} = \text{Power Dissipation Capacitance}$
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_i N)$   
 $I_{CC} = \text{Quiescent Current}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_i = \text{Control Input Frequency}$   
 $N = \text{Number of Control Inputs Toggling at } f_i$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 10%

Symbol	Description <sup>(1)</sup>	VCC = 5V ± 10%			VCC = 4V		Unit
		Min.	Typ.	Max.	Min.	Max.	
tPLH	Data Propagation Delay A to B, B to A <sup>(2)</sup>	—	—	0.25	—	0.25	ns
tPHL	Switch CONNECT Delay CLK↑ to A-B1 or A-B2	1.5	—	5.8	—	6.1	ns
tPZH	Switch CONNECT Delay CLK↑ to B1-B2	1.5	—	7.9	—	8.5	ns
tPHZ	Switch DISCONNECT Delay CLK↑ to A, B	1.9	—	6.2	—	5.8	ns
tPLZ	Switch EXCHANGE Delay CLK↑ from A-B1(B2) to A-B2(B1)	1.8	—	6.2	—	6.8	ns
tsu	Clock Enable Set-Up Time CLKEN to CLK↑	1.9	—	—	2.2	—	ns
tH	Clock Enable Hold Time CLKEN after CLK↑	1	—	—	1.9	—	ns
tsu	Select Set-Up Time S0, S1 to CLK↑	1.9	—	—	2.2	—	ns
tH	Select Hold Time S0, S1 after CLK↑	1	—	—	0.5	—	ns
Qci	Charge Injection During Switch DISCONNECT CLK↑ to A, B <sup>(3)</sup>	—	1.5	—	—	—	pC
QDCI	Charge Injection During Switch Exchange CLK↑ to A, B <sup>(3)</sup>	—	0.5	—	—	—	pC

### NOTES:

1. See test circuits and waveforms.
2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.
3. |Qci| is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. |QDCI| is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

## TEST CIRCUITS AND WAVEFORMS



*Test Circuits for All Outputs*


## SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




*Charge Injection*

### NOTES:


1. Select is used with multiplexers for measuring IQdcil during multiplexer select. During all other tests Enable is used.
2. Used with multiplexers to measure IQdcil only.
3. Charge Injection =  $\Delta V_{out} \cdot CL$ , with Enable toggling for IQdcil or Select toggling for IQdcil.  $\Delta V_{out}$  is the change in Vout and is measured with a  $10M\Omega$  probe.




*Pulse Width*



*Propagation Delay*



*Set-up, Hold, and Release Times*




*Enable and Disable Times*

### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .

## ORDERING INFORMATION



## DATA SHEET DOCUMENT HISTORY

5/24/2002 Removed TVSOP package



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

*for SALES:*  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459