

HIGH-SPEED 2.5V 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE


PRELIMINARY IDT70T3339/19/99S

Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
 - Commercial: 3.4 (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz)(max.)
 - Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Interrupt and Collision Detection Flags
- Full synchronous operation on both ports
 - 5ns cycle time, 200MHz operation (14Gbps bandwidth)
 - Fast 3.4ns clock to data out
 - 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz

- Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output Mode
- 2.5V (±100mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 166MHz and 133MHz
- Available in a 256-pin Ball Grid Array (BGA), a 144-pin Thin Quad Flatpack (TQFP) and 208-pin fine pitch Ball Grid Array (fpBGA)
- Supports JTAG features compliant with IEEE 1149.1
- Due to limited pin count JTAG, Collision Detection and Interrupt are not supported on the 144-pin TQFP package

Functional Block Diagram



NOTES:

- 1. Address A18 is a NC for the IDT70T3319. Also, Addresses A18 and A17 are NC's for the IDT70T3399.
- The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

NOVEMBER 2003

©2003 Integrated Device Technology, Inc.

Description:

The IDT70T3339/19/99 is a high-speed $512/256/128k \times 18$ bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3339/19/99 has been optimized for applications having unidirec-

tional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70T3339/19/99 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.

Pin Configuration (3,4,5,6,9)

70T3339/19/99BC BC-256⁽⁸⁾

256-Pin BGA Top View⁽⁹⁾


01/13/03

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	A17L ⁽²⁾		A11L	A8L	NC	CE ₁ L	ŌĒL	CNTENL	A ₅ L	A2L	AoL	NC	NC
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
ĪNTL	NC	TDO	A18L ⁽¹⁾	A15L	A12L	A9L	UBL	CE ₀ L	R/WL	REPEATL	A4L	A1L	Vdd	NC	NC
COLL	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
	I/O9L	Vss	A16L	A13L	A10L	A7L	NC	LBL	CLKL	ADSL	A6L	A3L	OPTL	NC	I/O8L
D1	D2	D3	D4	D5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	D16
NC	I/O9R	NC	PIPE/FTL	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	NC	NC	I/O8R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16
I/O10R	I/O10L	NC	Vddql	Vdd	Vdd	NC	Vss	Vss	Vss	VDD	VDD	Vddqr	NC	I/O7L	I/O7R
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
I/O11L	NC	I/O11R	Vddql	Vdd	NC	NC	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6R	NC	I/O6L
G1	G2	G3	g4	G5	G6	G7	G8	_{G9}	G10	G11	G12	G13	G14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5L	NC	NC
H1	H2	нз	h4	H5	H6	H7	H8	H9	H10	H11	H12	H13	H14	H15	H16
NC	I/O12R	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5R
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
I/O13L	I/O14R	I/ O 13R	Vddql	ZZR	Vss	Vss	Vss	Vss	Vss	Vss	ZZ L	Vddqr	I/O4R	I/ O 3R	I/O4L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14	K15	K16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	NC	NC	I/O3L
L1	L2	L3	l4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
I/O15L	NC	I/O15R	Vddqr	Vdd	NC	NC	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2L	NC	I/O2R
M1	M2	мз	m4	M5	M6	M7	M8	м9	M10	M11	M12	m13	M14	M15	M16
I/O16R	I/O16L	NC	Vddqr	Vdd	Vdd	NC	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O1R	I/O1L	NC
N1	N2	N3	N4	n5	n6	n7	n8		n10	N11	N12	N13	N14	N15	N16
NC	I/O17R	NC	PIPE/ FT R	Vddqr	Vddqr	Vddql	Vddql		Vddqr	Vddql	Vddql	Vdd	NC	I/O0R	NC
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
COLR	I/O17L	TMS	A 16R	A13R	A10R	A7R	NC	LBR	CLKR	ADSR	A6R	A 3R	NC	NC	I/OoL
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
INTR	NC	TRST	A 18R ⁽¹⁾	A15R	A12R	A 9R	UBr	CE0R	R/WR	REPEATR	A 4R	A 1R	OPTR	NC	NC
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16
NC	TCK	NC	A17R ⁽²⁾	A14R	A 11R	A8R	NC	CE1R	OE R	CNTENR	A 5R	A 2R	A 0R	NC	NC
															2 day 02d

5652 drw 02d

- 1. Pin is a NC for IDT70T3319 and IDT70T3399.
- 2. Pin is a NC for IDT70T3399.
- 3. All VDD pins must be connected to 2.5V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.
- 9. Pins A15 and T15 will be VREFL and VREFR respectively for future HSTL device.

Pin Configuration(con't)(3,4,5,6,9,10)



- 1. Pin is a NC for IDT70T3319 and IDT70T3399.
- 2. Pin is a NC for IDT70T3399.
- 3. All VDD pins must be connected to 2.5V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to VSs (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 20mm x 20mm x 1.4mm.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.
- 9. Due to limited pin count, JTAG, Collison Detection and Interrupt are not supported in the DD-144 package.
- 10. Pins 109 and 72 will be VREFL and VREFR respectively for future HSTL device.

Pin Configurations $(con't)^{(3,4,5,6,9)}$

01/13/03

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
I/O ₉ L	ĪNT∟	Vss	TDO	NC	A16L	A12L	AsL	NC	VDD	CLKL	CNTENL	A ₄ L	AoL	OPTL	NC	Vss	Α
NC	Vss	COL	TDI	A _{17L} (2)	A13L	A9L	NC	<u>CE</u> ₀L	Vss	ADSL	A ₅ L	A1L	NC	Vddqr	I/O ₈ L	NC	В
VDDQL	I/O _{9R}	VDDQR	PIPE/FTL	A _{18L} (1)	A14L	A ₁₀ L	ŪB∟	CE ₁ L	Vss	R/WL	A ₆ L	A ₂ L	V _{DD}	I/O ₈ R	NC	Vss	С
NC	Vss	I/O10L	NC	A ₁₅ L	A11L	A7L	ŪB∟	V _{DD}	ŌĒL	REPEATL	Азь	VDD	NC	VDDQL	I/O7L	I/O7R	D
I/O _{11L}	NC	VDDQR	I/O ₁₀ R										I/O ₆ L	NC	Vss	NC	Ε
VDDQL	I/O11R	NC	Vss										Vss	I/O ₆ R	NC	VDDQR	F
NC	Vss	I/O12L	NC										NC	VDDQL	I/O ₅ L	NC	G
VDD	NC	VDDQR	I/O _{12R}			7		39/1		3F			Vdd	NC	Vss	I/O ₅ R	Н
VDDQL	V _{DD}	Vss	ZZR				В	F-208	B ⁽⁷⁾				ZZL	Vdd	Vss	Vddqr	J
I/O _{14R}	Vss	I/O _{13R}	Vss					Pin fp p Vie		4			I/O3R	VDDQL	I/O ₄ R	Vss	K
NC	I/O14L	VDDQR	I/O13L										NC	I/O3L	Vss	I/O4L	L
VDDQL	NC	I/O _{15R}	Vss										Vss	NC	I/O ₂ R	VDDQR	М
NC	Vss	NC	I/O ₁₅ L										I/O1R	VDDQL	NC	I/O ₂ L	N
I/O _{16R}	I/O _{16L}	VDDQR	COLR	TRST	A ₁₆ R	A ₁₂ R	A ₈ R	NC	Vdd	CLKR	CNTENR	A ₄ R	NC	I/O1L	Vss	NC	Р
Vss	NC	I/O _{17R}	тск	A _{17R} (2)	A13R	A9R	NC	Œ0R	Vss	ADS R	A ₅ R	A _{1R}	NC	VDDQL	I/Oor	Vddqr	R
NC	I/O17L	VDDQL	TMS	A _{18R} (1)	A ₁₄ R	A ₁₀ R	UB R	CE _{1R}	Vss	R/W̄r	A ₆ R	A ₂ R	Vss	NC	Vss	NC	Т
Vss	ĪNTR	PIPE/FT _R	NC	A _{15R}	A _{11R}	A7R	ŪBR	Vdd	ŌĒR	REPEAT	A3R	Aor	Vdd	OPTR	NC	I/O ₀ L	U

5652 drw 02c

- 1. Pin is a NC for IDT70T3319 and IDT70T3399.
- 2. Pin is a NC for IDT70T3399.
- 3. All VDD pins must be connected to 2.5V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.
- 9. Pins B14 and R14 will be VREFL and VREFR respectively for future HSTL device.

Pin Names

Left Port	Right Port	Names				
CEOL, CE1L	CEOR, CE1R	Chip Enables (Input) ⁽⁷⁾				
R/\overline{W}_L	R/\overline{W}_R	Read/Write Enable (Input)				
ŌĒL	ŌĒR	Output Enable (Input)				
A0L - A18L ⁽⁶⁾	A0R - A18R ⁽⁶⁾	Address (Input)				
I/OoL - I/O17L	I/O0R - I/O17R	Data Input/Output				
CLKL	CLKR	Clock (Input)				
PL/FT _L	PL/FT _R	Pipeline/Flow-Through (Input)				
ADSL	ĀDSR	Address Strobe Enable (Input)				
CNTENL	CNTENR	Counter Enable (Input)				
REPEATL	REPEATR	Counter Repeat ⁽³⁾				
ŪB∟	ŪBR	Upper Byte Enable (I/O ₉ - I/O ₁₇) ⁽⁷⁾				
<u>LB</u> ι	ŪBR	Lower Byte Enable (I/Oo - I/Os) ⁽⁷⁾				
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ (Input)				
OPTL	OPTR	Option for selecting VDDax ^(1,2) (Input)				
ZZL	ZZ R	Sleep Mode pin ⁽⁴⁾ (Input)				
V	DD	Power (2.5V) ⁽¹⁾ (Input)				
V	ss	Ground (0V) (Input)				
π) ⁽⁵⁾	Test Data Input				
TD	O ⁽⁵⁾	Test Data Output				
TC	K ⁽⁵⁾	Test Logic Clock (10MHz) (Input)				
TM	S ⁽⁵⁾	Test Mode Select (Input)				
TR	ST ⁽⁵⁾	Reset (Initialize TAP Controller) (Input)				
ĪNT _{L⁽⁵⁾}	ĪNT _R (5)	Interrupt Flag (Output)				
COL _L (5)	COL _{R⁽⁵⁾}	Collision Alert (Output)				

5652 tbl 01

- VDD, OPTx, and VDDOx must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to Vob (2.5V), then that port's I/Os and controls will operate at 3.3V levels and Vodox must be supplied at 3.3V. If OPTx is set to Vss (0V), then that port's I/Os and address controls will operate at 2.5V levels and Vodox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
- Due to limited pin count, JTAG, Collision Detection and Interrupt are not supported in the DD-144 package.
- 6. Address A18x is a NC for the IDT70T3319. Also, Addresses A18x and A17x are NC's for the IDT70T3399.
- Chip Enables and Byte Enables are double buffered when PL/FT = ViH, i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control (1,2,3,4)

ŌĒ	CLK	<u>CE</u> ₀	CE1	ŪB	ĪΒ	R/W	ZZ	Upper Byte I/O9-17	Lower Byte I/O ₀₋₈	MODE
Х	1	Н	Х	Х	Х	Х	L	High-Z	High-Z	Deselected-Power Down
Х	1	Х	L	Х	Χ	Χ	L	High-Z	High-Z	Deselected-Power Down
Х	1	L	Н	Н	Н	Χ	L	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	Н	L	L	L	High-Z	Din	Write to Lower Byte Only
Х	1	L	Н	L	Н	L	L	Din	High-Z	Write to Upper Byte Only
Х	1	L	Н	L	L	L	L	Din	Din	Write to Both Bytes
L	1	L	Н	Н	L	Н	L	High-Z	Dоит	Read Lower Byte Only
L	1	L	Н	L	Н	Н	L	Dout	High-Z	Read Upper Byte Only
L	1	L	Н	L	L	Н	L	Dout	D оит	Read Both Bytes
Н	1	L	Н	L	L	Χ	L	High-Z	High-Z	Outputs Disabled
Х	Х	Χ	Х	Х	Χ	Х	Н	High-Z	High-Z	Sleep Mode

NOTES: 5652 tbl 02

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. ADS, CNTEN, REPEAT = VIH.
- 3. $\overline{\text{OE}}$ and ZZ are asynchronous input signals.
- 4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address Counter Control (1,2)

Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	REPEAT ⁽⁶⁾	I/O ⁽³⁾	MODE
An	Х	An	↑	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	↑	Η	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	An	1	Х	Х	L ⁽⁴⁾	Dı/o(n)	Counter Set to last valid ADS load

5652 tbl 03

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- 2. Read and write operations are controlled by the appropriate setting of R/\overline{W} , \overline{CE}_0 , CE_1 , \overline{UB} , \overline{LB} and \overline{OE} .
- 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- 4. ADS and REPEAT are independent of all other memory control signals including CEo, CE1, UB and LB.
- 5. The address counter advances if $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$ on the rising edge of CLK, regardless of all other memory control signals including $\overline{\text{CE}}_0$, CE1, $\overline{\text{UB}}$ and $\overline{\text{LB}}$.
- 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	V _{DD}
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV

NOTES

5652 tbl 04

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions with VDDQ at 2.5V

Conai	itions with	y DDQ a	It Z.	JV	
Symbol	Parameter	Min.	Тур.	Мах.	Unit
V _{DD}	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
VIH	Input High Volltage (Address, Control & Data I/O Inputs) ⁽³⁾	1.7	_	VDDQ + 100mV ⁽²⁾	V
VIH	Input High Voltage - JTAG	1.7		V _{DD} + 100mV ⁽²⁾	V
VIH	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V	-	V _{DD} + 100mV ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾	1	0.2	V

NOTES:

5652 tbl 05a

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 2. ViH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss(OV), and VDDOX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDQ at 3.3V

GUIIU	ILIOHS WILL	A DDG G	L J.	J V	
Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{DD}	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage (Address, Control &Data I/O Inputs) ⁽³⁾	2.0	1	VDDQ + 150mV ⁽²⁾	٧
VIН	Input High Voltage - JTAG	1.7	-	VDD + 100mV ⁽²⁾	V
VIН	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V		VDD + 100mV ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾	_	0.2	V

NOTES

5652 thl 05h

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
- 2. Vih (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VDD (2.5V), and VDDOX for that port must be supplied as indicated above.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM (VDD)	V _{DD} Terminal Voltage with Respect to GND	-0.5 to 3.6	V
VTERM ⁽²⁾ (VDDQ)	VDDQ Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
V _{TERM} (2) (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
NLT	Junction Temperature	+150	°C
IOUT(For VDDQ = 3.3V)	DC Output Current	50	mA
IOUT(For VDDQ = 2.5V)	DC Output Current	40	mA

NOTES:

5652 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation of the
 device at these or any other conditions above those indicated in the operational sections
 of this specification is not implied. Exposure to absolute maximum rating conditions for
 extended periods may affect reliability.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF

5652 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V ± 100mV)

			70T3339	70T3339/19/99S		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Lu	Input Leakage Current ⁽¹⁾	$V_{DDQ} = Max., V_{IN} = 0V \text{ to } V_{DDQ}$		10	μA	
Lu	JTAG & ZZ Input Leakage Current ^(1,2)	VDD = Max., VIN = 0V to VDD		± 30	μA	
lLO	Output Leakage Current ^(1,3)	\overline{CE} 0 = VIH or CE1 = VIL, VOUT = 0V to VDDQ	-	10	μΑ	
Vol (3.3V)	Output Low Voltage ⁽¹⁾	IOL = +4mA, VDDQ = Min.		0.4	V	
Vон (3.3V)	Output High Voltage (1)	IOH = -4mA, VDDQ = Min.	2.4	_	V	
Vol (2.5V)	Output Low Voltage ⁽¹⁾	IOL = +2mA, VDDQ = Min.	_	0.4	V	
Vон (2.5V)	Output High Voltage (1)	IOH = -2mA, VDDQ = Min.	2.0	_	V	

NOTES:

- 1. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.6 for details.
- Applicable only for TMS, TDI and TRST inputs.
- 3. Outputs tested in tri-state mode.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (3)(VDD = 2.5V ± 100mV)

	1	d ouppry voltage Range			70T3339/19/99				7070004040		$\overline{}$
					S2	9/19/99 200 Only ⁽⁸⁾	S1 Co	9/19/99 66 m'l nd ⁽⁷⁾	70T3339/19/99 S133 Com'l & Ind		
Symbol	Parameter	Test Condition	Version		Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
IDD	Dynamic Operating	CEL and CER= VIL,	COM'L	S	375	525	320	450	260	370	A
	Current (Both Ports Active)	Outputs Disabled, $f = fMAX^{(1)}$	IND	S	_	_	320	510	260	450	mA
ISB1 ⁽⁶⁾	Standby Current	CEL = CER = VIH	COM'L	S	205	270	175	230	140	190	4
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	S	_	_	175	275	140	235	mA
ISB2 ⁽⁶⁾	Standby Current	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾	COM'L	S	300	375	250	325	200	250	4
	(One Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S	_	_	250	365	200	310	mA
ISB3	Full Standby Current	Both Ports CEL and	COM'L	S	5	15	5	15	5	15	^
	(Both Ports - CMOS Level Inputs)	$\overline{CER} \ge VDDQ - 0.2V$, $VIN \ge VDDQ - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(2)}$	IND	S	_	_	5	20	5	20	mA
ISB4 ⁽⁶⁾	Full Standby Current (One Port - CMOS	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq VDDQ - 0.2V^{(5)}$	COM'L	S	300	375	250	325	200	250	A
	Level Inputs)	$VIN \ge VDDQ - 0.2V$ or $VIN \le 0.2V$ Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S	_	_	250	365	200	310	mA
lzz	Sleep Mode Current	ZZL = ZZR = VIH f=fMAX ⁽¹⁾	COM'L	S	5	15	5	15	5	15	m A
	(Both Ports - TTL Level Inputs)	I=IMAX**	IND	S	_	_	5	20	5	20	mA

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS".
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. $V_{DD} = 2.5V$, $T_{A} = 25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 15mA (Typ). 5. $\overline{CE}x = V_{IL}$ means $\overline{CE}_{OX} = V_{IL}$ and $CE_{IX} = V_{IH}$
- - $\overline{\text{CE}}\text{x} = \text{Vih means } \overline{\text{CE}}\text{ox} = \text{Vih or CE1x} = \text{Vil}$

 - $\label{eq:center} \begin{array}{l} \overline{CE}x \leq 0.2 V \text{ means } \overline{CE}ox \leq 0.2 V \text{ and } CE_{1}x \geq V_{DD} 0.2 V \\ \overline{CE}x \geq V_{DD} 0.2 V \text{ means } \overline{CE}ox \geq V_{DD} 0.2 V \text{ or } CE_{1}x 0.2 V \end{array}$
 - "X" represents "L" for left port or "R" for right port.
- 6. ISB1, ISB2 and ISB4 will all reach full standby levels (ISB3) on the appropriate port(s) if ZZL and/or ZZR = VIH.
- 7. 166MHz I-Temp is not available in the BF-208 package.
- 8. 200Mhz is not available in the BF-208 and DD-144 packages.

AC Test Conditions (VDDQ - 3.3V/2.5V)

Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2





Figure 1. AC Output Test load.




AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(2,3)}$ (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)

	(VDD = 2	70T33 S Com'	39/19/99 200 Only ⁽⁵⁾	70T333 S Cc & I	39/19/99 166 om'l nd ⁽⁴⁾	70T3339/19/99 S133 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽¹⁾	15	—	20	—	25	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽¹⁾	5	—	6	—	7.5	—	ns
tcн1	Clock High Time (Flow-Through) ⁽¹⁾	6		8		10	—	ns
tcl1	Clock Low Time (Flow-Through) ⁽¹⁾	6	—	8	—	10	_	ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	2	—	2.4	—	3	_	ns
tcl2	Clock Low Time (Pipelined) ⁽¹⁾	2	—	2.4	—	3	_	ns
tsa	Address Setup Time	1.5		1.7		1.8	_	ns
tha	Address Hold Time	0.5		0.5		0.5	_	ns
tsc	Chip Enable Setup Time	1.5	_	1.7		1.8	_	ns
tHC	Chip Enable Hold Time	0.5	_	0.5		0.5	_	ns
tsB	Byte Enable Setup Time	1.5	_	1.7		1.8	_	ns
tнв	Byte Enable Hold Time	0.5	_	0.5	_	0.5	_	ns
tsw	R/W Setup Time	1.5	_	1.7	_	1.8	_	ns
thw	R/W Hold Time	0.5	_	0.5	_	0.5	_	ns
tsd	Input Data Setup Time	1.5	_	1.7	_	1.8	_	ns
thd	Input Data Hold Time	0.5		0.5	_	0.5	_	ns
tsad	ADS Setup Time	1.5	_	1.7	_	1.8	_	ns
thad	ADS Hold Time	0.5		0.5	_	0.5	_	ns
tscn	CNTEN Setup Time	1.5		1.7	_	1.8	_	ns
thcn	CNTEN Hold Time	0.5		0.5		0.5	_	ns
tsrpt	REPEAT Setup Time	1.5	_	1.7	_	1.8	_	ns
thrpt	REPEAT Hold Time	0.5	_	0.5	_	0.5	_	ns
toe	Output Enable to Data Valid	_	4.4	_	4.4	_	4.6	ns
tolz(6)	Output Enable to Output Low-Z	1	_	1	_	1	_	ns
tohz ⁽⁶⁾	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tcD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		10		12	_	15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.4		3.6	_	4.2	ns
toc	Data Output Hold After Clock High	1	_	1	_	1	_	ns
tckhz ⁽⁶⁾	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tcklz ⁽⁶⁾	Clock High to Output Low-Z	1		1		1	_	ns
tins	Interrupt Flag Set Time		7		7	_	7	ns
tinr	Interrupt Flag Reset Time	_	7		7	_	7	ns
tcols	Collision Flag Set Time	_	3.4	_	3.6	_	4.2	ns
tcolr	Collision Flag Reset Time	_	3.4	_	3.6	_	4.2	ns
tzzsc	Sleep Mode Set Cycles	2	_	2	_	2	_	cycles
tzzrc	Sleep Mode Recovery Cycles	3	_	3	_	3	_	cycles
Port-to-Port D	elay							
tco	Clock-to-Clock Offset	4	_	5	_	6	_	ns
tors	Clock-to-Clock Offset for Collision Detection	Please r	efer to Coll	ision Dete	ction Timin	g Table or	n Page 21	


NOTES:

- 1. The Pipelined output parameters (tcyc2, tcp2) apply to either or both left and right ports when FT/PIPEx = Vpb (2.5V). Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = Vss (0V) for that port.
- 2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPE and OPT. FT/PIPE and OPT should be treated as DC signals, i.e. steady state during operation.
- 3. These values are valid for either level of VDDa (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
- 4. 166MHz I-Temp is not available in the BF-208 package.
- 5. 200Mhz is not available in the BF-208 and DD-144 packages.
- 6. Guaranteed by design (not production tested).

Timing Waveform of Read Cycle for Pipelined Operation (FT/PIPE'x' = VIH)⁽²⁾




Timing Waveform of Read Cycle for Flow-through Output $(\overline{FT}/PIPE"x" = VIL)^{(2,6)}$




- 1. OE is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
- 2. ADS = VIL, CNTEN and REPEAT = VIH.
- 3. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{ViH}$, $\text{CE}_1 = \text{ViL}$, $\overline{\text{UB}}$, $\overline{\text{LB}} = \text{ViH}$ following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
 are for reference use only.
- 5. If $\overline{\sf UB}$, $\overline{\sf LB}$ was HIGH, then the appropriate Byte of DATAouT for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Multi-Device Pipelined Read^(1,2)




Timing Waveform of a Multi-Device Flow-Through Read^(1,2)



- B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3339/19/99 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{UB}}$, $\overline{\text{LB}}$, $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = ViL; CE1(B1), CE1(B2), R/W, CNTEN, and REPEAT = ViH.


Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2,4)



NOTES:


- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. $\overline{OE} = VIL$ for Port "B", which is being read from. $\overline{OE} = VIH$ for Port "A", which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcvc2 + tco2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcvc2 + tco2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform with Port-to-Port Flow-Through Read^(1,2,4)




- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 2. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcvc + tcbi). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcbi).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = VIH. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since ADS = ViL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(2)




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; $\overline{\text{CE}}_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = VIH.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽²⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(2)




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{\text{CE}_0}$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; $\overline{\text{CE}_1}$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = VIH.
- 3. Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. \overline{CE}_0 , \overline{OE} , \overline{UB} , \overline{LB} = VIL; CE1, R/ \overline{W} , and \overline{REPEAT} = VIH.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)⁽¹⁾




Timing Waveform of Counter Repeat⁽²⁾



- NOTES: 1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and R/\overline{W} = VIL; $\overline{CE_1}$ and \overline{REPEAT} = VIH.
- 2. $\overline{CE_0}$, \overline{UB} , \overline{LB} = VIL; CE_1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

Waveform of Interrupt Timing (2)



NOTES:

- 1. \overline{CE}_0 = VIL and CE1 = VIH
- 2. All timing is the same for Left and Right ports.
- 3. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.


Truth Table III — Interrupt Flag (1)

				Right Port						
CLKL	R/WL ⁽²⁾	CEL ⁽²⁾	A18L-A0L ^(3,4,5)	ΪΝΤι	CLKR	$R/\overline{W}R^{(2)}$	CER ⁽²⁾	A18R-A0R ^(3,4,5)	ĪNT⊓	Function
1	L	L	7FFFF	Х	↑	Х	Х	Х	L	Set Right INTR Flag
1	Х	Х	Х	Х	↑	Н	L	7FFFF	Н	Reset Right INTR Flag
1	Х	Х	Х	L	1	L	L	7FFFE	Х	Set Left INTL Flag
1	Н	L	7FFFE	Н	1	Х	Х	X	Х	Reset Left INTL Flag

NOTES:

- 1. INTL and INTR must be initialized at power-up by Resetting the flags.
- 2. $\overline{\text{CE}}_0 = \text{V}_{\text{IL}}$ and $\text{CE}_1 = \text{V}_{\text{IH}}$. R/\overline{W} and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 3. A18x is a NC for IDT70T3319, therefore Interrupt Addresses are 3FFFF and 3FFFE.
- 4. A18x and A17x are NC's for IDT70T3399, therefore Interrupt Addresses are 1FFFF and 1FFFE.
- 5. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Waveform of Collision Timing (1,2) **Both Ports Writing with Left Port Clock Leading**



NOTES:

- 1. $\overline{CE}_0 = V_{IL}$, $CE_1 = V_{IH}$.
- 2. For reading port, $\overline{\text{OE}}$ is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
- 3. Leading Port Output flag might output 3tcyc2 + tcoLs after Address match.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Collision Detection Timing(3,4)

Cycle Time	tors (ns)							
	Region 1 (ns) (1)	Region 2 (ns) (2)						
5ns	0 - 2.8	2.81 - 4.6						
6ns	0 - 3.8	3.81 - 5.6						
7.5ns	0 - 5.3	5.31 - 7.1						

5652 tbl 13

NOTES:

- 1. Region 1 Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
- 2. Region 2 Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc. while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc.
- 3. All the production units are tested to midpoint of each region.
- 4. These ranges are based on characterization of a typical device.


Truth Table IV — Collision Detection Flag

	Left Port Right Port									
CLKL	R/WL ⁽¹⁾	CEL ⁽¹⁾	A18L-A0L ⁽²⁾	COLL	CLKR	R/W̄ _R ⁽¹⁾	CER ⁽¹⁾	A18R-A0R ⁽²⁾	COLR	Function
1	Н	L	MATCH	Н	↑	Н	L	MATCH	Н	Both ports reading. Not a valid collision. No flag output on either port.
1	Н	L	MATCH	L	↑	L	L	MATCH	Н	Left port reading, Right port writing. Valid collision, flag output on Left port.
1	L	L	MATCH	Н	↑	Н	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
1	L	L	MATCH	L	↑	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.

NOTES:

- 1. $\overline{\text{CE}}_0 = \text{VIL}$ and CE₁ = VIH. R/\overline{W} and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Timing Waveform of Sleep Mode (1,2)



NOTES:
1. $CE_1 = V_{HH}$ 2. All timing is same for Left and Right ports.
3. \overline{CE}_0 has to be deactivated $(\overline{CE}_0 = V_{HH})$ three cycles prior to asserting ZZ (ZZx = V_H) and held for two cycles after asserting ZZ (ZZx = V_H).
4. \overline{CE}_0 has to be deactivated $(\overline{CE}_0 = V_{HH})$ two cycles prior to de-asserting ZZ (ZZx = V_H), and held for three cycles after de-asserting ZZ (ZZx = V_H).

Functional Description

The IDT70T3339/19/99 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counterenable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{\text{CE}}$ or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3339/19/99s for depth expansion configurations. Two cycles are required with $\overline{\text{CE}}$ 0 LOW and CE1 HIGH to re-activate the outputs.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FFFE (HEX), where a write is defined as $\overline{CE}R = R/\overline{W}R = VIL$ per the Truth Table. The left port clears the interrupt through access of address location 7FFFE when $\overline{CE}L = VIL$ and $R/\overline{W}L = VIH$. Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FFFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399). The message (18 bits) at 7FFFE or 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399) is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFFE and 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag (\overline{COL}_x) is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision DetectionTiming table on Page 21. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert

flag. A third collision will generate the alert flag as appropriate. In the event that a user initiates a burst access on both ports with the same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection timing waveform on page 21.

Collision detection on the IDT70T3339/19/99 represents a significant advance in functionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3339/19/99 sustains the key features of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

Sleep Mode

The IDT70T3339/19/99 is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.


For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZx = VIH) and three cycles after de-asserting ZZ (ZZx = VIL), new reads or writes are not allowed. If a write or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep).

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (Izz). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

Depth and Width Expansion

The IDT70T3339/19/99 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70T3339/19/99 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.



NOTE:

1. A19 is for IDT70T3339, A18 is for IDT70T3319, A17 is for IDT70T3399.

JTAG Timing Specifications



NOTES

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics (1,2,3,4)

		70T3339/19/99		
Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100	_	ns
исн	JTAG Clock HIGH	40	_	ns
ticl	JTAG Clock Low	40	_	ns
tur	JTAG Clock Rise Time	_	3 ⁽¹⁾	ns
₩F	JTAG Clock Fall Time	_	3 ⁽¹⁾	ns
turst	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50	_	ns
tico	JTAG Data Output	_	25	ns
tido	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15	_	ns
tлн	JTAG Hold	15	_	ns

5652 tbl 15

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

Instruction Field	Value	Description						
Revision Number (31:28)	0x0	Reserved for version number						
IDT Device ID (27:12)	0x333 ⁽¹⁾	Defines IDT part number						
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT						
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register						

NOTF:

5652 tbl 16

Scan Register Sizes

Ocali Register Olzes							
Register Name	Bit Size						
Instruction (IR)	4						
Bypass (BYR)	1						
Identification (IDR)	32						
Boundary Scan (BSR)	Note (3)						

5652 tbl 17

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state except COLx & INTx outputs.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	0101, 0111, 1000, 1001, 1010, 1011, 1100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	0110,1110,1101	For internal use only.


NOTES:

1. Device outputs = All device outputs except TDO.

- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

^{1.} Device ID for IDT70T3319 is 0x334. Device ID for IDT70T3399 is 0x335.

Ordering Information



NOTES:

- 1. 166MHz I-Temp is not available in the BF-208 package.
- 2. 200Mhz is not available in the BF-208 and DD-144 packages.

IDT Clock Solution for IDT70T3339/19/99 Dual-Port

	Dual-Port I/O	Specitications		Clock Specif	IDT	IDT		
IDT Dual-Port Part Number	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	IDT PLL Clock Device	Non-PLL Clock Device
70T3339/19/99	2.5	LVTTL	8pF	40%	200	75ps	5T2010	5T9010 5T905, 5T9050 5T907, 5T9070

5652 tbl 19

Preliminary Datasheet: Definition

"PRELIMINARY' datasheets contain descriptions for products that are in early release.



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

800-345-7015 or 408-727-5166

fax: 408-492-8674 www.idt.com

for SALES:

for Tech Support: 831-754-4613 DualPortHelp@idt.com

Datasheet Document History:

01/20/03: Initial Datasheet

04/25/03: Page 11 Added Capacitance Derating drawing

Page 12 Changed tins and tins specs in AC Electrical Characteristics table

11/11/03: Page 10 Updated power numbers in DC Electrical Characteristics table

Page 12 Added to s symbol and parameter to AC Electrical Characteristics table

Page 21 Updated Collision Timing waveform

Page 22 Added Collision Detection Timing table and footnotes

Page 26 Updated HIGHZ function in System Interface Parameters table

Page 27 Added IDT Clock Solution table