


# PRELIMINARY IDT709079S/L

#### **Features:**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 9/12/15ns (max.)
  - Industrial: 12ns (max.)
- Low-power operation
  - IDT709079S
    - Active: 950mW (typ.)
    - Standby: 5mW (typ.)
  - IDT709079L
    - Active: 950mW (typ.)
    - Standby: 1mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either port via the FT/PIPER pin
- Counter enable and reset features

- Dual chip enables allow for depth expansion without additional logic
- \* Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 9ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 15ns cycle time, 66MHz operation in the Pipelined output mode
- TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100 pin Thin Quad Flatpack (TQFP)

### **Functional Block Diagram**




**DECEMBER 2002** 

### **Description:**

The IDT709079 is a high-speed  $32K \times 8$  bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709079 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 950mW of power.

## Pin Configurations(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

#### **Pin Names**

Left Port	Right Port	Names
Œ0L, CE1L	CEOR, CE1R	Chip Enables
$R/\overline{W}_L$	R/W̄R	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A14L	A0R - A14R	Address
I/O0L - I/O7L	1/00R - 1/07R	Data Input/Output
CLKL	CLKr	Clock
<del>ADS</del> L	<del>AD</del> S <sub>R</sub>	Address Strobe
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	CNTRST <sub>R</sub>	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
V	CC	Power
G	ND	Ground

3495 tbl 01

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<u>CE</u> ₀	CE <sub>1</sub>	R/W	I/O <sub>0-7</sub>	Mode
Х	<b></b>	Н	Х	Χ	High-Z	Deselected
Х	$\uparrow$	Х	L	Х	High-Z	Deselected
Х	<b>↑</b>	L	Н	L	Din	Write
L	<b></b>	L	Н	Н	Dout	Read
Н	Х	L	Н	Χ	High-Z	Outputs Disabled

3495 tbl 02

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .
- 3.  $\overline{\text{OE}}$  is an asynchronous input signal.

## Truth Table II—Address Counter Control<sup>(1,2)</sup>

Address	Previous Address	Addr Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
Х	Х	0	<b>↑</b>	Χ	Х	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
An	Ар	Ар	<b>↑</b>	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	<b>↑</b>	Н	L <sup>(5)</sup>	Н	D/o(p+1)	Counter Enabled—Internal Address generation

NOTES:

3495 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{\text{CE}}_0$  and  $\overline{\text{OE}}$  = VIL; CE1 and R/ $\overline{\text{W}}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS is independent of all other signals including CEo and CE1.
   5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature <sup>(1)</sup>	GND	Vcc		
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%		
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%		

#### NOTES

1. This is the parameter TA. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2		6.0(1)	V
VIL	Input Low Voltage	-0.5 <sup>(2)</sup>	_	0.8	V

3495 tbl 05

#### NOTES:

3495 tbl 04

- 1. VTERM must not exceed Vcc +10%.
- 2.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

## Absolute Maximum Ratings(1)

100010101110111111111111111111111111111						
Symbol	Rating	Commercial & Industrial	Unit			
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧			
TBIAS	Temperature Under Bias	-55 to +125	°C			
Тѕтс	Storage Temperature	-65 to +150	°C			
ЮИТ	DC Output Current	50	mA			

3495 tbl 06

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc +10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

## Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

3495 tbl 07

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating
Teamperature and Supply Voltage Range (vcc = 5.0v + 10%)

	-	-	709079S/L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	I	10	μΑ
llo	Output Leakage Current	CE0 = VH or CE1 = VIL, VOUT = 0V to VCC	I	10	μΑ
Vol	Output Low Voltage	IoL = +4mA	-	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	V

#### NOTE

1. At Vcc ≤ 2.0V input leakages are undefined.

3495 tbl 08

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup> (Vcc = 5V ± 10%)

						79X9 Only	70907 Co & I		70907 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CEL and CER = VIH, Outputs Disabled  f = fMax <sup>(1)</sup>	COM'L	S L	210 210	390 350	200 200	345 305	190 190	325 285	mA
	(Both Ports Active)	T = TMAX**	IND	S L	_ _	<u></u>	200 200	380 340			
ISB1	(Both Ports - TTL	CEL and CER = VH	COM'L	S L	50 50	135 115	50 50	110 90	50 50	110 90	mA
		$f = f_{MAX}^{(1)}$	IND	S L	_	_	50 50	125 105		_	
ISB2	Standby Current (One Port - TTL	CE'A" = VIL and CE'B" = V <sub>IH</sub> G) Active Port Outputs Disabled, f=f <sub>MAX</sub> (1)	COM'L	S L	140 140	270 240	130 130	230 200	120 120	220 190	mA
	Level Inputs)		IND	S L	 	— —	130 130	245 215			
ISB3	Full Standby Current (Both Ports -	Both Ports CER and CEL ≥ Vcc - 0.2V	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ČMOS Level Inputs)	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{(2)}$	IND	S L			1.0 0.2	15 5				
ISB4	(One Port -   CEB" ≥ Vcc - 0.2V <sup>(5)</sup>	COM'L	S L	130 130	245 225	120 120	205 185	110 110	195 175	mA	
CMOS Level Inputs)	$V_N \ge V_{CC} - 0.2V$ or $V_N \le 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(1)}$	IND	S L	<u>—</u>		120 120	220 200		_		

NOTES:

3495 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 150mA (Typ).
- 5.  $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0X} = V_{IL} \text{ and } CE_{1X} = V_{IH}$ 
  - $\overline{\text{CE}}\text{x} = \text{V}_{\text{IH}} \text{ means } \overline{\text{CE}}_{\text{0X}} = \text{V}_{\text{IH}} \text{ or CE}_{\text{1X}} = \text{V}_{\text{IL}}$
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE}\text{1x} \geq \text{Vcc}$  0.2 V
  - $\overline{\text{CEx}} \ge \text{Vcc} 0.2 \text{V}$  means  $\overline{\text{CE}}_{0x} \ge \text{Vcc} 0.2 \text{V}$  or  $\text{CE}_{1x} \le 0.2 \text{V}$
  - "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3495 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz).
\*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

**AC Electrical Characteristics Over the Operating Temperature Range** (Read and Write Cycle Timing) $^{(3,4)}$  (Vcc = 5V ± 10%, TA = 0°C to +70°C)

	and write Cycle Timing)(4,7)		79X9 I Only	7090 Cc	79X12 om'l Ind	709079X15 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	25	_	30		35		ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	15	_	20		25		ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12	_	12		12		ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12	_	12		12		ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	6	_	8		10		ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	6	_	8		10		ns
tr	Clock Rise Time		3		3	_	3	ns
tF	Clock Fall Time		3		3	_	3	ns
tsa	Address Setup Time	4	_	4	_	4		ns
tha	Address Hold Time	1	_	1	_	1		ns
tsc	Chip Enable Setup Time	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	1	_	1	_	1	_	ns
tsw	R/W Setup Time	4	_	4	_	4	_	ns
thw	R/W Hold Time	1	_	1	_	1		ns
tsp	Input Data Setup Time	4	_	4	_	4		ns
tHD	Input Data Hold Time	1	-	1	_	1		ns
tsad	ADS Setup Time	4	_	4	_	4	_	ns
thad	ADS Hold Time	1	_	1	_	1	_	ns
tscn	CNTEN Setup Time	4		4		4		ns
thcn	CNTEN Hold Time	1	_	1		1		ns
tsrst	CNTRST Setup Time	4	_	4	_	4		ns
thrst	CNTRST Hold Time	1	_	1	_	1		ns
toe	Output Enable to Data Valid		12		12		15	ns
toLZ	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2		2		ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		20		25		30	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	9		12		15	ns
toc	Data Output Hold After Clock High	2	_	2		2	_	ns
tckHz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcĸLz	Clock High to Output Low-Z¹¹)	2	_	2		2		ns
Port-to-Port D	Delay	·	•	•			•	
tcwdd	Write Port Clock High to Read Data Delay		40		40	_	50	ns
tocs	Clock-to-Clock Setup Time		15		15		20	ns

NOTES:

3495 tbl 11


<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

<sup>2.</sup> The Pipelined output parameters (tcyc2, tcb2) apply to either port. The Right Port uses the Pipelined tcyc2 and tcb2 when FT/PIPE'x" = ViH and the Flow-Through parameters (tcyc1, tcD1) when FT/PIPE"x" = VIL.


<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE"x". FT/PIPE"x" should be treated as a DC signal, i.e. steady state during operation.

<sup>4. &#</sup>x27;X' in part number indicates power rating (S or L).

# Timing Waveform of Read Cycle for Flow-Through Output on Right Port $(\overline{FT}/PIPE"x" = VIL)^{(3)}$




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = Vih)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-impedance state) by  $\overline{\text{CE}}_0$  = VIH or CE1 = VIL following the next rising edge of clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read (1,2)




# Timing Waveform of a Bank Select Flow-Through Read<sup>(6)</sup>



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709079 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{OE}}$  and  $\overline{\text{ADS}}$  = VIL; CE1(B1), CE1(B2), R/W,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH.
- 3. <u>Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).</u>
- 4. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.


  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.

## **Timing Waveform of a Left Port Write Flow-Through** Right Port Read<sup>(1,2,3,4)</sup>




- 1.  $\overline{OE}$  and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
   <u>CE</u><sub>0</sub> and <u>ADS</u> = V<sub>IL</sub>; CE<sub>1</sub>, <u>CNTEN</u>, and <u>CNTRST</u> = V<sub>IH</sub>.
- 4.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 5. If tccs < maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.

# Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(3)</sup>




# Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and ADS = VIL; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




# Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}}$  = V<sub>IL</sub>; CE<sub>1</sub>,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = V<sub>IH</sub>.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ :  $CE_1$ .  $R/\overline{W}$ . and  $\overline{CNTRST} = V_{IH}$ .
- 2. If there is no address change via  $\overline{ADS}$  = VIL (loading a new address) or  $\overline{CNTEN}$  = VIL (advancing the address), i.e.  $\overline{ADS}$  = VIH and  $\overline{CNTEN}$  = VIH, then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



# Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE_0}$  and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

### **Functional Description**

The IDT709079 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the counter registers for fast interleaved memory

A HIGH on  $\overline{\text{CE}}_0$  or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709079's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with CE0 LOW and CE1 HIGH to re-activate the outputs.


### **Depth and Width Expansion**

The IDT709079 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709079 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



### **Ordering Information**



#### NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

## **Preliminary Datasheet:** Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

# **Datasheet Document History**

1/12/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations Page 14 Added Depth & Width section

6/7/99: Changed drawing format

Page 3 Deleted note 6 for Table II

12/08/02: Combined Pipelined 70V9079 family and Flow-through 70V907 family offerings into one data sheet

Page 2 Added date revision to pin configurations Page 3 Changed information in Truth Table II

Page 4 Increased storage temperature parameter, clarified TA parameter

Page 5 Changed DC Electrical parameters—changed wording from "Open" to "Disabled"

Continued on page 17

## **Datasheet Document History (cont'd)**

Page 4, 5 & 7 Removed industrial temp footnote from all tables 12/08/02:

Page 5 & 7 Added 12ns industrial temp to DC & AC Electrical Characteristics

Page 7, 8, 11 & 12 Changed ±200mV in waveform notes to 0mV

Page 16 Added 12ns industrial temp and industrial temp offering footnote to ordering information

Page 1 & 17 Replaced TM logo with ® logo



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com