


**FEATURES:**

- Bidirectional interface between GTLP and TTL logic levels
- Edge Rate Control Circuit reduces output noise
- VREF pin provides reference voltage for receiver threshold
- CMOS technology for low power dissipation
- Special PVT Compensation circuitry to provide consistent performance over variations of process, supply voltage, and temperature
- 5V tolerant inputs and outputs on A-Port
- Bus-Hold to eliminate the need for external pull-up resistors for unused inputs to A-Port
- Power up/down high-impedance
- TTL-compatible Driver and Control inputs
- High Output source/sink  $\pm 32\text{mA}$  on A-Port pins
- Flow-through architecture optimizes system layout
- D-type latch and flip-flop architecture for data flow in clocked, transparent, or latched mode
- Open drain on GTLP to support wired OR connection
- Available in SSOP and TSSOP packages

**DESCRIPTION:**

The GTLP16612 is an 18-bit universal bus transceiver. It provides signal level translation, from TTL to GTLP, for applications requiring a high-speed interface between cards operating at TTL logic levels and back-planes operating at GTLP logic levels. GTLP provides reduced output swing ( $<1\text{V}$ ), reduced input threshold levels, and output edge-rate control to minimize signal setting times. The GTLP16612 is a derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3 and incorporates internal edge-rate control, which is process, voltage, and temperature (PVT) compensated.

GTLP output low voltage is less than  $0.5\text{V}$ . The output high is  $1.5\text{V}$ , and the receiver threshold is  $1\text{V}$ .

**FUNCTIONAL BLOCK DIAGRAM**


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**INDUSTRIAL TEMPERATURE RANGE**

## PIN CONFIGURATION

OEAB	1	56	CEAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
Vcc (3.3V)	7	50	VCCQ (5V)
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GNDQ	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
Vcc (3.3V)	22	35	VREF
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	CEBA

SSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1,2)</sup>

Symbol	Rating	Max.	Unit
Vcc	Supply Voltage	-0.5 to +7	V
Vcco			
Vi	DC Input Voltage	-0.5 to +7	V
Vo	DC Output Voltage, 3-State	-0.5 to +7	V
Vo	DC Output Voltage, Active	-0.5 to Vcc + 0.5	V
IoL	DC Output Sink Current into A-port	64	mA
IoH	DC Output Source Current from A-port	-64	mA
IoL	DC Output Sink Current into B-port (in the LOW state)	80	mA
Ik	DC Input Diode Current Vi < 0V	-50	mA
lok	DC Output Diode Current Vo < 0V	-50	mA
lok	DC Output Diode Current Vo > Vcc	+50	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Unused inputs without Bus-Hold must be held HIGH or LOW.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ. <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Control Pins	Vi = VCCQ or 0	8	—	pF
C <sub>i/o</sub>	A-Port	Vi = VCCQ or 0	9	—	pF
C <sub>i/o</sub>	B-Port	Vi = VCCQ or 0	6	—	pF

NOTES:

1. As applicable to the device type.
2. All typical values are at Vcc = 3.3V and VCCQ = 5V.

## PIN DESCRIPTION

Pin Names	Description <sup>(1)</sup>
OEAB	A-to-B Output Enable (Active LOW)
OEBA	B-to-A Output Enable (Active LOW)
CEAB	A-to-B Clock Enable (Active LOW)
CEBA	B-to-A Clock Enable (Active LOW)
LEAB	A-to-B Latch Enable (Transparent HIGH)
LEBA	B-to-A Latch Enable (Transparent HIGH)
CLKAB	A-to-B Clock Pulse
CLKBA	B-to-A Clock Pulse
V <sub>REF</sub>	GTLPI Input Reference Voltage
A <sub>1</sub> - A <sub>18</sub>	A-to-B TTL Data Inputs or B-to-A 3-State Outputs
B <sub>1</sub> - B <sub>18</sub>	B-to-A GTLP Data Inputs or A-to-B Open Drain Outputs

NOTE:

1. A-Port pins have Bus-Hold. All other pins are standard input, output, or I/O.

## RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>

Symbol	Rating	Recommended	Unit
V <sub>CC</sub>	Supply Voltage	3.15 to 3.45	V
V <sub>CCO</sub>		4.75 to 5.25	
V <sub>TT</sub>	Bus Termination Voltage	1.35 to 1.65	V
V <sub>I</sub>	Input Voltage on A-Port and Control Pins	0 to 5.5	V
I <sub>OH</sub>	HIGH Level Output Current (A-Port)	-32	mA
I <sub>OL</sub>	LOW Level Output Current (A-Port)	+32	mA
I <sub>OL</sub>	LOW Level Output Current (B-Port)	+34	mA
T <sub>A</sub>	Operating Temperature	-40 to +85	°C

### NOTE:

1. Unused inputs without Bus-Hold must be held HIGH or LOW.

## FUNCTIONAL DESCRIPTION:

The GTLP16612 combines a universal transceiver function with a TTL to GTLP translation. The A-Port and control pins operate at LVTTI or 5V TTL levels while the B-Port operates at GTLP levels. The transceiver logic includes D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clock mode.

## FUNCTION TABLE<sup>(1,2)</sup>

Inputs					Outputs		Mode
<b>CEAB</b>	<b>OEAB</b>	LEAB	CLKAB	Ax	Bx		
X	H	X	X	X	Z	Latched storage of A data	Latched storage of A data
L	L	L	H	X	B <sub>0</sub> <sup>(3)</sup>		
L	L	L	L	X	B <sub>0</sub> <sup>(4)</sup>		
X	L	H	X	L	L	Transparent	Transparent
X	L	H	X	H	H		
L	L	L	↑	L	L	Clocked storage of A data	Clocked storage of A data
L	L	L	↑	H	H		
H	L	L	X	X	B <sub>0</sub> <sup>(4)</sup>	Clock Inhibit	Clock Inhibit

### NOTES:

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition
2. A-to-B data flow is shown. B-to-A data flow is similar, but uses **OEBA**, **LEBA**, **CLKBA**, and **CEBA**.
3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
4. Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VREF = 1V, VCC = 3.3V ± 5%, VCCQ = 5V ± 5%

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	B-Port	—	VREF + 0.1	—	VTT	V
	All Other ports	—	2	—	—	
VIL	B-Port	—	0	—	VREF - 0.1	V
	All Other ports	—	—	—	0.8	
VREF	—	—	—	1	—	V
VIK	—	VCC = 3.15V I <sub>I</sub> = -18mA VCCQ = 4.75V	—	—	-1.2	V
VOH	A-Port	VCC, VCCQ = Min to Max <sup>(2)</sup>	I <sub>OH</sub> = -100µA	VCC - 0.2	—	V
		VCC = 3.15V	I <sub>OH</sub> = -8mA	2.4	—	
		VCCQ = 4.75V	I <sub>OH</sub> = -32mA	2	—	
VOH	A-Port	VCC, VCCQ = Min to Max <sup>(2)</sup>	I <sub>OL</sub> = 100µA	—	—	V
		VCC = 3.15V	I <sub>OL</sub> = 32mA	—	—	
		VCCQ = 4.75V	I <sub>OL</sub> = 34mA	—	—	
	B-Port	VCC = 3.15V VCCQ = 4.75V	—	—	0.65	
I <sub>I</sub>	Control Pins	VCC, VCCQ = 0 or Max	V <sub>I</sub> = 5.5V or 0V	—	—	µA
	A-Port	VCC = 3.45V	V <sub>I</sub> = 5.5V	—	—	
		VCCQ = 5.25V	V <sub>I</sub> = VCC	—	—	
		V <sub>I</sub> = 0	—	—	-30	
	B-Port	VCC = 3.45V VCCQ = 5.25V	V <sub>I</sub> = VCCQ	—	—	
IOFF	A-Port	VCC = VCCQ = 0	V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V	—	—	µA
	A-Port	VCC = 3.15V	V <sub>I</sub> = 0.8V	75	—	
I <sub>O(HOLD)</sub>		VCCQ = 4.75V	V <sub>I</sub> = 2V	-20	—	µA
A-Port	VCC = 3.45V	V <sub>O</sub> = 3.45 V	—	—		
	I <sub>OZL</sub>		VCCQ = 5.25V	V <sub>O</sub> = 1.5V	—	—
B-Port	VCC = 3.45V	V <sub>O</sub> = 0	—	—		
	I <sub>OZL</sub>		VCCQ = 5.25V	V <sub>O</sub> = 0.65V	—	—
I <sub>CC(VCCQ)</sub>	A or B Ports	VCC = 3.45V	Outputs HIGH	—	30	mA
		VCCQ = 5.25V	Outputs LOW	—	30	
		I <sub>O</sub> = 0	—	—	40	
		V <sub>I</sub> = VCCQ or GND	Outputs Disabled	—	30	
I <sub>CC(VCC)</sub>	A or B Ports	VCC = 3.45V	Outputs HIGH	—	0	mA
		VCCQ = 5.25V	Outputs LOW	—	0	
		I <sub>O</sub> = 0	—	—	1	
		V <sub>I</sub> = VCCQ or GND	Outputs Disabled	—	0	
ΔI <sub>CC</sub> <sup>(3)</sup>	A-Port and Control Pins	VCC = 3.45V VCCQ = 5.25V A or Control Inputs at VCC or GND	One Input at 2.7V	—	0	1 mA

### NOTES:

- All typical values are at VCC = 3.3V, VCCQ = 5V, and TA = 25°C.
- For conditions shown as Max. or Min., use appropriate value specified under Recommended Operating Conditions.
- ΔI<sub>CC</sub> is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(1,2)</sup>

Symbol	Parameter	IDT74GTLPI6612			
		Min.	Typ. <sup>(3)</sup>	Max.	Unit
fCLOCK	Max Clock Frequency	175	—	—	MHz
t <sub>w</sub>	Pulse Duration, LEAB or LEBA HIGH	3	—	—	ns
t <sub>w</sub>	Pulse Duration, CLKAB or CLKBA HIGH or LOW	3.2	—	—	
t <sub>s</sub>	Setup Time, Ax before CLKAB ↑	0.5	—	—	
t <sub>s</sub>	Setup Time, Bx before CLKBA ↑	3.1	—	—	
t <sub>s</sub>	Setup Time, Ax before LEAB ↓	1.3	—	—	
t <sub>s</sub>	Setup Time, Bx before LEBA ↓	3.7	—	—	
t <sub>s</sub>	Setup Time, CEAB before CLKAB ↑	0.4	—	—	
t <sub>s</sub>	Setup Time, CEBĀ before CLKBA ↑	1	—	—	
t <sub>H</sub>	Hold Time, Ax after CLKAB ↑	1.5	—	—	
t <sub>H</sub>	Hold Time, Bx after CLKBA ↑	0	—	—	ns
t <sub>H</sub>	Hold Time, Ax after LEAB ↓	0.5	—	—	
t <sub>H</sub>	Hold Time, Bx after LEBA ↓	0	—	—	
t <sub>H</sub>	Hold Time, CEBĀ after CLKAB ↑	1.5	—	—	
t <sub>H</sub>	Hold Time, CEBĀ after CLKBA ↑	1.7	—	—	
t <sub>PLH</sub>	Ax to Bx	1	4.3	6.5	ns
t <sub>PHL</sub>		1	5	8.2	
t <sub>PLH</sub>	LEAB to Bx	1.8	4.5	6.7	ns
t <sub>PHL</sub>		1.5	5.3	8.6	
t <sub>PLH</sub>	CLKAB to Bx	1.8	4.6	6.7	ns
t <sub>PHL</sub>		1.5	5.4	8.7	
t <sub>PLH</sub>	OEAB to Bx	1.6	4.4	6.2	ns
t <sub>PHL</sub>		1.3	6.1	9.8	
t <sub>RISE</sub>	Transition Time, B outputs (20% to 80%)	—	2.6	—	ns
t <sub>FALL</sub>					
t <sub>PLH</sub>	Bx to Ax	2	5.6	8.2	ns
t <sub>PHL</sub>		1.4	5	7.2	
t <sub>PLH</sub>	LEBA to Ax	2.1	4.2	6.3	ns
t <sub>PHL</sub>		1.9	3.3	5	
t <sub>PLH</sub>	CLKBA to Ax	2.3	4.4	6.8	ns
t <sub>PHL</sub>		2.2	3.5	5.2	
t <sub>PZH</sub>	OEBA to Ax	1.5	5	6.2	ns
t <sub>PZL</sub>		1.9	3.9	7.9	
t <sub>PHZ</sub>	OEBA to Ax	1.5	5	6.2	ns
t <sub>PLZ</sub>		1.9	3.9	7.9	

## NOTES:

- See Test Circuits and Waveforms. TA = -40°C to +85°C.
- Unless otherwise noted, VREF = 1V, CL = 30pF for B-Port, and CL = 50pF for A-Port.
- Typical values are at Vcc = 3.3V, Vcco = 5V, and TA = 25°C.


## TEST CIRCUITS AND WAVEFORMS



**NOTE:**

1. CL includes probes and jig capacitance.

*Test Circuit for A Outputs<sup>(1)</sup>*




**NOTE:**

1. CL includes probes and jig capacitance. For B-Port outputs, CL = 30pF is used for worst case edge rate.


*Test Circuit for B Outputs<sup>(1)</sup>*

## SWITCH POSITION

Test	Switch
Open Drain	6V
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other Tests	Open



*Voltage Waveforms Propagation Delay Times  
(A-Port to B-Port)*




*Voltage Waveforms Pulse Duration  
(Vm = 1.5V for A-Port and 1V for B-Port)*


**NOTE:**

All input pulses have the following characteristics: frequency = 10 MHz,  $t_R = t_F = 2$  ns,  $Z_0 = 50\Omega$ . The outputs are measured one at a time with one transition per measurement.

## TEST CIRCUITS AND WAVEFORMS




*Voltage Waveforms Setup and Hold Times  
(Vm = 1.5V for A-Port and 1V for B-Port)*



*Voltage Waveforms Propagation Delay Times  
(B-Port to A-Port)*

### NOTE:

All input pulses have the following characteristics: frequency = 10 MHz,  $t_R = t_f = 2$  ns,  $Z_0 = 50\Omega$ . The outputs are measured one at a time with one transition per measurement.



*Voltage Waveforms Enable and Disable Times  
(A-Port)*


### NOTE:

Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

All input pulses have the following characteristics: frequency = 10 MHz,  $t_R = t_f = 2$  ns,  $Z_0 = 50\Omega$ . The outputs are measured one at a time with one transition per measurement.

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

*for SALES:*  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459