

HIGH SPEED 64K (4K X 16 BIT) SEQUENTIAL ACCESS IDT70824S/L RANDOM ACCESS MEMORY (SARAM™)

Features


- **High-speed access**
 - Military: 35/45ns (max.)
 - Commercial: 20/25/35/45ns (max.)
- Low-power operation
 - IDT70824S
 - Active: 775mW (typ.)
 - Standby: 5mW (typ.)
 - IDT70824L
 - Active: 775mW (typ.)
 - Standby: 1mW (typ.)
- 4K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
 - 20ns tAA for random access port
 - 20ns tcD for sequential port
 - 25ns clock cycle time
- Architecture based on Dual-Port RAM cells

- Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
 - Address based flags for buffer control
 - Pointer logic supports up to two internal buffers
- ◆ Battery backup operation 2V data retention
- TTL-compatible, single 5V (+10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT70824 is a high-speed 4K x 16-Bit Seguential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter se-

Functional Block Diagram




3099 drw 01

APRIL 2000

quencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 775mW of power at maximum highspeed clock-to-data and Random Access. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70824 is packaged in a 80-pin Thin Quad Flatpack (TQFP) or 84-pin Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- PN80-1 package body is approximately 14mm x 14mm x 1.4mm. G84-3 package body is approximately 1.12 in x 1.12 in x .16 in.
- This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

Pin Descriptions: Random Access Port⁽¹⁾

SYMBOL	NAME	I/O	DESCRIPTION
A0-A11	Address Lines	I	Address inputs to access the 4096-word (16-Bit) memory array.
I/O0-I/O15	Inputs/Outputs	I	Random access data inputs/outputs for 16-Bit wide data.
CE	Chip Enable	Ι	When \overline{CE} is LOW, the random access port is enabled. When \overline{CE} is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the High-impedance state. All data is retained during $\overline{CE} = V_{\text{H}}$, unless it is altered by the sequential port \overline{CE} and \overline{CMD} may not be LOW at the same time.
CMD	Control Register Enable	I	When $\overline{\text{CMD}}$ is LOW, address lines Ao-A2, R/ $\overline{\text{W}}$, and inputs and outputs VO_0-VO_{12} , are used to access the control register, the flag register and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the same time.
R/W	Read/Write Enable	I	If \overline{CE} is LOW and \overline{CMD} is HIGH, data is written into the array when R/\overline{W} is LOW and read out of the array when R/\overline{W} is HIGH. If \overline{CE} is HIGH and \overline{CMD} is LOW, R/\overline{W} is used to access the buffer command registers. \overline{CE} and \overline{CMD} may not be LOW at the same time.
ŌĒ	Output Enable	I	When \overline{OE} is LOW and R/ \overline{W} is HIGH, I/Oo-I/O15 outputs are enabled. When \overline{OE} is HIGH, the I/O outputs are in the High-impedance state.
ĪB, ŪB	Lower Byte, Upper Byte Enables	I	When \overline{LB} is LOW, I/Oo-I/O7 are accessible for read and write operations. When \overline{LB} is HIGH, I/Oo-I/O7 are tristated and blocked during read and write operations. \overline{UB} controls access for I/Oa-I/O15 in the same manner and is asynchronous from \overline{LB} .
Vcc	Power Supply	Ī	Seven +5 power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.
GND	Ground	Ī	Ten ground pins. All ground pins must be connected to the same ground supply.

3099 tbl 01

Pin Descriptions: Sequential Access Port⁽¹⁾

SYMBOL	NAME	I/O	DESCRIPTION
SI/O0-15	Inputs/Outputs	I/O	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	Ι	SI/O ₀ -SI/O ₁₅ , SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-TO-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	I	When $\overline{\text{SCE}}$ is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When $\overline{\text{SCE}}$ is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SI/O outputs are in the High-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Counter Enable	-	When $\overline{\text{CNTEN}}$ is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of $\overline{\text{CE}}$.
SR/W	Read/Write Enable	I	When SR/\overline{W} and \overline{SCE} are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/\overline{W} is HIGH, and \overline{SCE} and \overline{SOE} are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination of a write cycle is done on the LOW-to-HIGH transition of SCLK if SR/W or \overline{SCE} is HIGH.
SLD	Address Pointer Load Control	I	When $\overline{\text{SLD}}$ is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When $\overline{\text{SLD}}$ is LOW, data on the inputs $SVO0-SVO11$ is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the $Cycle$ following $\overline{\text{SLD}}$, the address pointer $charges$ to the address location contained in the data-in register. $\overline{\text{SSTRT}}_1$ and $\overline{\text{SSTRT}}_2$ may not be LOW while $\overline{\text{SLD}}$ is LOW or during the cycle following $\overline{\text{SLD}}$.
SSTRT ₁ , SSTRT ₂	Load Start of Address Register	I	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB ₁ , EOB ₂	End of Buffer Flag	0	EOB1 or EOB2 is output low when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into Bit 0 and/or Bit 1 of the control register at address 101. EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	I	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SI/O output bus is in the High-impedance state. SOE is asynchronous to SCLK.
RST	Reset	I	When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero and the EOB₁ and EOB₂ flags are set HIGH. RST is asynchronous to SCLK.

NOTE:

30 77 101 02

^{1. &}quot;I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

Absolute Maximum Ratings(1)

			<u> </u>	
Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	۰C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated
 in the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance

(TA = +25°C, f = 1.0mhz, TQFP only)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- This parameter is determined by device characterization, but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage

			-
Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES

3099 tbl 03

3099 tbl 06

- 1. This is the parameter Ta.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0(2)	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

3099 tbl 05

3099 tbl 04

NOTES:

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

	· · · · · · · · · · · · · · · · · · ·	J J - (
			708	24S	708		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = 5.5V, $Vin = 0V$ to Vcc	_	5	-	1	μA
ILO	Output Leakage Current	VOUT = 0V to VCC	_	5	-	1	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4	-	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

3099 tbl 07

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2,8)(Vcc = 5.0V ± 10%)

	,	ia cappij toita;	3 ;	,-	, -	- C	J. U U .	/ .	,			
					4X20 Only	7082 Com'l		7082 Com Mili	ı'l &	7082 Com Mili	ı'l &	
Symbol	Parameter	Test Condition	Version	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Open SCE = VIL ⁽⁵⁾	COM'L S L	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	mA
	(BOIII POIIS ACTIVE)	$f = f_{MAX}^{(3)}$	MIL & S IND L			_	_	160 160	400 340	155 155	400 340	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\frac{\overline{SCE} \text{ and } \overline{CE} = VH^{(7)}}{CMD} = VH$ $f = \int_{MAX}^{(3)} MAX^{(3)}$	COM'L S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	mA
	Level lipus)	I = IMAX	MIL & S IND L			_		20 20	85 65	16 16	85 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	CE or SCE = V⊪ Active Port Outputs Open, f=ftwax ⁽³⁾	COM'L S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	mA
	Level lilpuis)	I=IMAX [©]	MIL & S IND L			_		95 95	290 250	90 90	290 250	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE} and $\overline{SCE} \ge VCC - 0.2V^{(6)}$ $V_N > VCC - 0.2V$ or	COM'L S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
	Civios Level Iripuis)	$VIN \ge VCC - 0.2V UI$ $VIN \le 0.2V$ $f = 0^{(4)}$	MIL & S IND L			_		1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE} or $\overline{SCE} \geq Vcc - 0.2V^{(6,7)}$	COM'L S L	110 110	240 200	100 100	230 190	90 90	220 180	85 85	220 180	mA
	TOWOS Level Inputs)	Outputs Open (Active Port) $f = f_{MAX}^{(3)}$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	MIL & S IND L			_	_	90 90	260 215	85 85	260 215	

3099 tbl 08

NOTES

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C; guaranteed by device characterization but not production tested.
- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/trc.
- 4. f = 0 means no address or control lines change.
- 5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
- 6. SCE may be 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
- 7. If one port is enabled (either CE or SCE = LOW) then the other port is disabled (SCE or CE = HIGH, respectively). CMOS HIGH ≥ Vcc 0.2V and LOW ≤ 0.2V, and TTL HIGH = ViH and LOW = ViL.
- 8. Industrial temperature: for specific speeds, packages and powers contact your sales office.


Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLc ≤ 0.2V, VHc ≥ Vcc - 0.2V)

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V	2.0	_	_	V	
ICCDR	Data Retention Current	CE = V HC	_	100	4000	μA	
		VIN = VHC or = VLC	COM'L.	_	100	1500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	\overline{SCE} = VHC ⁽⁴⁾ when SCLK =	u	1	-		V
tR ⁽³⁾	Operation Recovery Time	$\overline{\text{CMD}} \geq \text{VHC}$		trc ⁽²⁾	_	_	V

3099 tbl 09

- 1. TA = +25°C, Vcc = 2V; guaranteed by device characterization but not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. To initiate data retention, $\overline{SCE} = VIH$ must be clocked in.

Data Retention Power Down/Up Waveform (Random and Sequential Port)(1,2)



NOTES:

- 1. SCE is synchronized to the sequential clock input.
- 2. $\overline{CMD} \ge VCC 0.2V$.




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ,tWHZ, tCKHZ, and tCKLZ)

(*Including scope and jig.)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3099 tbl 10




Figure 3. Lumped Capacitance Load Typical Derating Curve

Truth Table I: Random Access Read and Write(1,2)

	<u> u</u>	NIC I		1140	/\c	, , , , , , , , , , , , , , , , , , , 	<u> 1044 4</u>	iid Wiite
			Inp	outs/Outp	uts			
ΖĒ	CMD	R/W	ŌĒ	LΒ	ŪB	I/O ₀ -I/O ₇	I/O8-I/O15	MODE
L	Н	Н	L	L	L	DATAout	DATAout DATAout Read both Bytes.	
L	Н	Н	L	L	Н	DATAout	High-Z	Read lower Byte only.
L	Н	Н	L	Н	L	High-Z	High-Z DATAout Read upper Byte only.	
L	Н	L	H ⁽³⁾	L	L	DATAIN	DATAIN DATAIN Write to both Bytes.	
L	Н	L	H ⁽³⁾	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H ⁽³⁾	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Н	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Х	Н	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write I/Oo-I/O11 to the Buffer Command Register.
Н	L	Н	L	L ⁽⁴⁾	L ⁽⁴⁾	DATAout	DATAout	Read contents of the Buffer Command Register via I/Oo-I/O12.

NOTES:

3099 tbl 11

- 1. $H = V_{IH}$, $L = V_{IL}$, X = Don't Care, and HIGH-Z = High-impedance.
- 2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SI/Oo-SI/O15, EOB1, EOB2, and SOE are unrelated to the random access port control and operation.
- 3. If $\overline{OE} = VIL$ during write, twHz must be added to the twp or tcw write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using $\overline{\sf UB}$ and $\overline{\sf LB}$ separately are also allowed.

Truth Table II: Sequential Read^(1,2,3,6,8)

			Inputs	/Outputs				
SCLK	SCE	CNTEN	SR/W	EOB ₁	EOB ₂	SOE	SI/O	MODE
1	L	L	Н	LOW	LAST	L	[EOB ₁]	Counter Advanced Sequential Read with \overline{EOB}_1 reached.
1	L	Н	Н	LAST	LAST	L	[EOB 1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached
1	L	L	Н	LAST	LOW	L	[EOB2]	Counter Advanced Sequential Read with $\overline{\text{EOB}}_2$ reched.
1	L	Н	Н	LAST	LAST	L	[EOB 2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached
1	L	L	Н	LOW	LOW	Н	High-Z	Counter Advanced Sequential Non-Read with \overline{EOB}_1 and \overline{EOB}_2 reached

3099 tbl 12

Truth Table III: Sequential Write^(1,2,3,4,5,6,7,8)

			Inputs/0	utputs				
SCLK	SCE	CNTEN	SR/₩	EOB ₁	EOB₂	SOE	SI/O	MODE
1	L	Н	L	LAST	LAST	Н	SI/O _{IN}	Non-Counter Advanced Sequential Write, without $\overline{\text{EOB}_1}$ or $\overline{\text{EOB}_2}$ reached.
1	L	L	L	LOW	LOW	Н	SI/ON	Counter Advanced Sequential Write with EOB1 and EOB2 reached.
1	Н	Н	Х	LAST	LAST	Χ	High-Z	No Write or Read due to Sequential port Deselect. No counter advance.
\uparrow	Н	L	Χ	NEXT	NEXT	Χ	High-Z	No Write or Read due to Sequential port Deselect. Counter does advance.

NOTES:

3099 tbl 13

- 1. H = VIH, L = VIL, X = Don't Care, and HIGH-Z = High-impedance. LOW = Vol.
- 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{R/W}}$, $\overline{\text{CMD}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/Oo-I/O₁₅ are unrelated to the sequential port control and operation except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\text{CMD}}$ should be HIGH ($\overline{\text{CMD}} = \text{ViH}$) during sequential port access.
- 4. SOE must be HIGH (SOE=VIH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which SR/W = VIL.
- 5. SI/OIN refers to SI/Oo-SI/O15 inputs.
- 6. "LAST" refers to the previous value still being output, no change.
- 7. Termination of a write is done on the LOW-to-HIGH transition of SCLK if $SR\overline{W}$ or \overline{SCE} is HIGH.
- 8. When CLKEN=LOW, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle after Reset, Read (and write) Cycle".

Truth Table: Sequential Address Pointer Operations (1,2,3,4,5)

	Inputs/Outputs				
SCLK	SLD	SSTRT ₁	SSTRT ₁	SOE	MODE
1	Н	L	Н	Χ	Non-Counter Advanced Sequential Write, without $\overline{EOB}{}_1$ or $\overline{EOB}{}_2$ reached.
1	Н	Н	L	Χ	Counter Advanced Sequential Write with $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ reached.
1	L	Н	Н	H ⁽⁶⁾	No Write or Read due to Sequential port Deselect. No counter advance.

NOTES:

3099 tbl 14


- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
- 2. RST is continuously HIGH. The conditions of SCE CNTEN, and SR/W are unrelated to the sequential address pointer operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $R/\overline{\text{W}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/Oo-I/O15 are unrelated to the sequential port control and operation, except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\text{CMD}}$ should be HIGH ($\overline{\text{CMD}} = \text{V}_{\text{IH}}$) during sequential port access.
- 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.
- 6. \overline{SOE} may be LOW with \overline{SCE} deselect or in the write mode using SR \overline{W} .

Address Pointer Load Control (SLD)

In \overline{SLD} mode, there is an internal delay of one cycle before the address pointer changes in the cycle following \overline{SLD} . When \overline{SLD} is LOW, data on the inputs SI/Oo-SI/O11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following \overline{SLD} , the address pointer

changes to the address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.


SLD Mode⁽¹⁾



NOTE:

1. At SCLK edge (A), SI/Oo-SI/O11 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be HIGH to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be HIGH to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

Sequential Load of Address into Pointer/Counter(1)



3099 drw 09

NOTE:

1. "H" = VIH and "L" = VIL for the SI/O intput state.

Reset (RST)

Setting RST LOW resets the control state of the SARAM. RST functions asynchronously of SCLK (i.e. not registered). The default states after a reset operation are displayed in the adjacent chart.

Register	Contents
Address	0
EOB Flags	Cleared to HIGH state
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
End Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
Registered State	$\overline{SCE} = VH, SR/\overline{W} = VIL$

NOTE

Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section.

Buffer Command Mode (CMD)

Buffer Command Mode (\overline{CMD}) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins I/Oo-I/O11 are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer Command Mode

also allows reading and clearing the status of the $\overline{\text{EOB}}$ flags. Seven different $\overline{\text{CMD}}$ cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A11 and data I/O bits I/O12-I/O15 are not used during this operation.

Random Access Port CMD Mode(1)

Case #	A2-A0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through I/Oo-I/O11.
2	001	0 (1)	Write (read) the end address of Buffer #1 through I/Oo-I/O11.
3	010	0 (1)	Write (read) the start address of Buffer #2 through I/Oo-I/O11.
4	011	0 (1)	Write (read) the end address of Buffer #2 through I/Oo-I/O11.
5	100	0 (1)	Write (read) flow control register.
6	101	0	Write only - clear \overline{EOB}_1 and/or \overline{EOB}_2 flag.
7	101	1	Read only - flag status register.
8	110/111	(X)	(Reserved)

NOTE:

1. R/W input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

Cases 1 through 4: Start and End of Buffer Register Description^(1,2)

	15	14	13	12	11 0	
MSB	Н	Н	Н	L	Address Loaded into Buffer	LSB I/O BITS

NOTES:

3099 drw 10

3099 tbl 16


- 1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state. "L" = VIL for I/O in the input state.
- 2. A write into the buffer occurs when $R/\overline{W} = V_{IL}$ and a read when $R/\overline{W} = V_{IH}$. $\overline{EOB}_1/\overline{SOB}_1$ and $\overline{EOB}_2/\overline{SOB}_2$ are chosen through address Ao-A2 while $\overline{CMD} = V_{IL}$ and $\overline{CE} = V_{IH}$.

Case 5: Buffer Flow Modes

Within the SARAM, the user can designate one of two buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and \overline{EOB} flags. In BUFFER CHAIN-ING mode, after the address pointer reaches the end of the buffer, it sets

the corresponding $\overline{\text{EOB}}$ flag and continues from the start address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. There is no linear or mask mode available.

Flow Control Register Description^(1,2)



NOTES:

- 1. "H" = VoH for I/O in the output state and "Don't Cares" for I/O in the input state.
- 2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by \overline{RST} , \overline{SLD} , \overline{SSTRT}_1 and \overline{SSTRT}_2 operations.


Flow Control Bits⁽⁵⁾

Flow C	ontrol	
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	EOB ₁ (EOB ₂) is asserted (Active LOW output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1) ^(1,3)
01	STOP	EOB: (EOB:) is asserted when the pointer matches the end address of Butler #1 (Butler #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is LOW on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. ^(1,2,4)

3099 tbl 17 NOTES:

- 1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- CMD flow control bits are unchanged, the count does not continue advancement.
- 3. If \overline{EOB}_1 and \overline{EOB}_2 are equal, then the pointer will jump to the start of Buffer #1.
- 4. If the counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK; otherwise the flow control will remain in the stop mode.
- Flow Control Bit settings of '10' and '11' are reserved.
- Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section. RST conditions are not set to valid addresses.

Cases 6 and 7: Flag Status Register Bit Description⁽¹⁾



1. "H" = VoH for I/O in the output state and "Don't Cares" for I/O in the input state.

Cases 6: Flag Status Register Write Conditions⁽¹⁾

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. (2)

3099 tbl 18 NOTES:

- Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
- 2. Remains as it was prior to the $\overline{\text{CMD}}$ operation, either HIGH (1) or LOW (0).

Cases 8 and 9: (Reserved)

Illegal operations. All outputs will be HIGH on the I/O bus during a READ.

Case 7: Flag Status Register Read **Conditions**

Flag Status Bit 0, (Bit 1)	Functional Description
0	EOB1 (EOB2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	EOB ₁ (EOB ₂) flag has been set, the Pointer has reached the end of the Buffer.

3099 tbl 19

3099 drw 12

Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(2,4,5)

_		70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time	_	20	_	25	_	35		45	ns
tace	Chip Enable Access Time	_	20		25	_	35		45	ns
tBE	Byte Enable Access Time	_	20		25	-	35		45	ns
toe	Output Enable Access Time	_	10		10	-	15		20	ns
toн	Output Hold from Address Change	3	_	3	_	3	-	3	_	ns
talz	Chip Select Low-Z Time ⁽¹⁾	3	_	3	_	3	-	3	_	ns
tBLZ	Byte Select Low-Z Time ⁽¹⁾	3	_	3	_	3	_	3	_	ns
tolz	Output Enable Low-Z Time ⁽¹⁾	2	_	2	_	2	_	2	_	ns
tchz	Chip Select High-Z Time ⁽¹⁾	_	10	į	12	_	15	_	15	ns
tвнz	Byte Select High-Z Time ⁽¹⁾	_	10	_	12	_	15		15	ns
tohz	Output Select High-Z Time ⁽¹⁾	_	9	-	11	_	15	_	15	ns
tpu	Chip Select Power-Up Time	0	_	0	_	0	_	0	_	ns
tPD	Chip Select Power-Down Time		20	_	25	-	35		45	ns

3099 tbl 20

Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(2,4,5)


			4X20 I Only	70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCL	E									
twc	Write Cycle Time	20		25	_	35	_	45	_	ns
tcw	Chip Enable to End-of-Write	15	_	20	_	25	_	30	_	ns
taw	Address Valid to End-of-Write (3)	15		20	_	25	_	30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width ⁽³⁾	13	_	20	_	25	_	30	_	ns
tвр	Byte Enable Pulse Width ⁽³⁾	15	_	20	_	25	_	30	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
twнz	Write Enable Output High-Z Time ⁽¹⁾	_	10	_	12	_	15	_	15	ns
tow	Data Set-up Time	13	_	15		20	_	25	_	ns
tон	Data Hold Time	0	_	0	_	0	_	0	_	ns
tow	Output Active from End-of-Write	3		3		3	_	3		ns

NOTES:

3099 tbl 21

- 1. Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.
- 2. 'X' in part number indicates power rating (S or L).
- 3. \overline{OE} is continuously HIGH, \overline{OE} = ViH. If during the $\overline{R/W}$ controlled write cycle the \overline{OE} is LOW, twp must be greater or equal to twHz + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If \overline{OE} is HIGH during the $\overline{R/W}$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degradation to tcw timing.
- 4. CMD access follows standard timing listed for both read and write accesses, (CE = VIH when CMD = VIL) or (CMD = VIH when CE = VIL).
- 5. Industrial temperature: for specific speeds, packages and powers contact your sales office.


Waveform of Read Cycles: Random Access Port^(1,2)



NOTES:

- 1. $R\overline{W}$ is HIGH for read cycle.
- 2. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW; otherwise tax is the limiting parameter.


Waveform of Read Cycles: Buffer Command Mode




NOTE:

1. $\overline{CE} = VIH \text{ when } \overline{CMD} = VIL.$

Waveform of Write Cycle No.1 (R/ \overline{W} Controlled Timing) Random Access Port^(1,6)



Waveform of Write Cycle No.2 ($\overline{\text{CE}}$, $\overline{\text{LB}}$, and/or $\overline{\text{UB}}$ Controlled Timing) Random Access Port^(1,6,7)



- 1. R/\overline{W} , \overline{CE} , or \overline{LB} and \overline{UB} must be inactive during all address transitions.
- 2. A write occurs during the overlap of $\overline{R/W} = \overline{V_{IL}}$, $\overline{CE} = \overline{V_{IL}}$ and $\overline{LB} = \overline{V_{IL}}$ and/or $\overline{UB} = \overline{V_{IL}}$
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ (and $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$) or R/\overline{W} going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and the input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. \overline{OE} is continuously HIGH, \overline{OE} = ViH. If during the R/ \overline{W} controlled write cycle the \overline{OE} is LOW, twp must be greater or equal to twHz + tbw to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during the R/ \overline{W} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degregation to tcw timing.
- 7. $\underline{I/OouT}$ is never enabled, therefore \underline{the} output is in High-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = VIL, then CE must = VIH or, when CE = VIL, CMD must = VIH.

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,3)

			4X20 I Only	70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
tcyc	Sequential Clock Cycle Time	25		30	_	40	_	50		ns
tcн	Clock Pulse HIGH	10		12	_	15	_	18		ns
tcL	Clock Pulse LOW	10		12	_	15	_	18		ns
tes	Count Enable and Address Pointer Set-up Time	5		5	_	6	_	6		ns
teh	Count Enable and Address Pointer Hold Time	2		2	_	2	_	2		ns
tsoe	Output Enable to Data Valid	_	8	_	10	_	15	_	20	ns
toLz	Output Enable Low-Z Time ⁽²⁾	2	_	2	_	2	_	2	_	ns
tонz	Output Enable High-Z Time ⁽²⁾	_	9	_	11	_	15	_	15	ns
tco	Clock to Valid Data	_	20	_	25	_	35	_	45	ns
tCKHZ	Clock High-Z Time ⁽²⁾	_	12	_	14	_	17	_	20	ns
tcklz	Clock Low-Z Time ⁽²⁾	3	_	3	_	3	_	3	_	ns
tЕВ	Clock to EOB	_	13	_	15	_	18	_	23	ns

3099 tbl 22

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage $^{(1,3)}$

		7082 Com'	4X20 I Only	70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE										
tcyc	Sequential Clock Cycle Time	25	1	30	_	40		50	-	ns
trs	Flow Restart Time	13	1	15	_	20		20	-	ns
tws	Chip Select and Read/Write Set-up Time	5	1	5	_	6		6	-	ns
twн	Chip Select and Read/Write Hold Time	2	1	2	_	2		2	-	ns
tos	Input Data Set-up Time	5	1	5	_	6		6	-	ns
tон	Input Data Hold Time	2	_	2	_	2		2	_	ns

NOTES:

S: 3099 tbl 23

- 'X' in part number indicates power rating (S or L).
 Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.
- $\overline{\ \ }$. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(1,2)


		70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE										
trspw	Reset Pulse Width	13	_	15	_	20	_	20	_	ns
twers	Write Enable HIGH to Reset HIGH	10	_	10	_	10	_	10	_	ns
trsrc	Reset HIGH to Write Enable LOW	10	_	10	_	10	_	10	_	ns
trsfv	Reset HIGH to Flag Valid	15		20	_	25	_	25	_	ns

NOTES:

3099 tbl 24


- 1. 'X' in part numbers indicates power rating (S or L).
- 2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Sequential Port: Write, Pointer Load Non-Incrementing Read



- 1. If \overline{SLD} = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following \$\overline{SLD}\$ even if \$\overline{CNTEN}\$ is LOW.


Sequential Port: Write, Pointer Load, Burst Read



NOTES:

- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following \$\overline{SLD}\$ even if \$\overline{CNTEN}\$ is LOW.


Read STRT/EOB Flag Timing - Sequential Port




NOTES: (Also used in Figure "Read STRT/EOB Flag Timing")

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}}$ = VIH for the SCLK's rising edge, the internal address $\underline{\text{counter}}$ will not advance.
- 3. SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SRW = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SRW = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = V_{IL}$, data would be written to Do again since $\overline{CNTEN} = V_{IH}$.
- 6. $\overline{\text{SOE}} = \text{VIL}$ makes no difference at this point since the $\text{SR}/\overline{\text{W}} = \text{VIL}$ disables the output until $\text{SR}/\overline{\text{W}} = \text{VIH}$ is clocked in on the next rising clock edge.

Waveform of Write Cycles: Sequential Port




Waveform of Burst Write Cycles: Sequential Port



- 1. If \overline{SLD} = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following $\overline{\text{SLD}}$ even if $\overline{\text{CNTEN}}$ is LOW.
- 4. If $SR/\overline{W} = VIL$, data would be written to Do again since $\overline{CNTEN} = VIH$.
- 5. SOE = VIL makes no difference at this point since the SRW = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

Waveform of Write Cycles: Sequential Port (STRT/EOB Flag Timing)




3099 drw 22


NOTES: (Also used in Figure "Read STRT/EOB Flag Timing")

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}}$ = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = V_{IL}$, data would be written to Do again since $\overline{CNTEN} = V_{IH}$.
- 6. $\overline{SOE} = VIL$ makes no difference at this point since the $SR/\overline{W} = VIL$ disables the output until $SR/\overline{W} = VIH$ is clocked in on the next rising clock edge.

Sequential Counter Enable Cycle After Reset, Write Cycle (1,4,6)




Sequential Counter Enable Cycle After Reset, Read Cycle (1,4)




- 1. 'D0' represents data input for Address = 0, 'D1' represents data input for Address = 1, etc.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$ then 'D1' would be written into 'A1' at this point.
- 3. Data output is available at a tcp after the SR/W = VIH is clocked. The RST sets SR/W = LOW internally and therefore disables the output until the next clock.
- 4. $\overline{SCE} = V_{IL}$ throughout all cycles.
- 5. If CNTEN=VIL then 'D1' would be clocked out (read) at this point.
- 6. $SR/\overline{W} = VIL$.

Random Access Port - Reset Timing




Random Access Port Restart Timing of Sequential Port(1)



- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
- 2. "0" is written to Bit 4 from the random port at address [A2 A0] = 100, when $\overline{CMD} = VIL$ and $\overline{CE} = VIH$. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.
- 4. Sequential port must also prohibit SR/W or SCE from being LOW for twers and trsnc periods or SCLK must not toggle from LOW-to-HIGH until after trsnc.

Ordering Information



NOTE:

Industrial temperature range is available on selected TQFP packages in standard power.
 For specific speeds, packages and powers contact your sales office.

Datasheet Document History

3/8/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Page 2 Added additional notes to pin configurations

6/4/99: Changed drawing format 11/10/99: Replaced IDT logo

4/18/00: Page 3 Added "Outputs" in Sequential pin description table

Changed ±200mV to 0mV in notes



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6166 fax: 408-492-8674

www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.