


FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range, or $V_{cc} = 2.7\text{V}$ to 3.6V , Extended Range
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP packages

DESCRIPTION:

The FCT163543 16-bit latched transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type latched transceivers with separate input and output control to permit independent control of data flow in either direction. For example, the A-to-B Enable ($x\overline{CEAB}$) must be low in order to enter data from the A port or to output data from the B port. $x\overline{LEAB}$ controls the latch function. When $x\overline{LEAB}$ is low, the latches are transparent. A subsequent low-to-high transition of $x\overline{LEAB}$ signal puts the A latches in the storage mode. $x\overline{OEAB}$ performs output enable function on the B port. Data flow from the B port to the A port is similar but requires using $x\overline{CEBA}$, $x\overline{LEBA}$, and $x\overline{OEBA}$ inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT163543 have series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors.

FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MAY 2002

PIN CONFIGURATION

1	56	1OEBA
2	55	1LEBA
3	54	1CEBA
GND	4	GND
1A1	5	1B1
1A2	6	1B2
Vcc	7	50 Vcc
1A3	8	1B3
1A4	9	1B4
1A5	10	1B5
GND	11	46 GND
1A6	12	1B6
1A7	13	1B7
1A8	14	1B8
2A1	15	42 2B1
2A2	16	41 2B2
2A3	17	40 2B3
GND	18	39 GND
2A4	19	38 2B4
2A5	20	37 2B5
2A6	21	36 2B6
Vcc	22	35 Vcc
2A7	23	34 2B7
2A8	24	33 2B8
GND	25	32 GND
2CEAB	26	31 2CEBA
2LEAB	27	30 2LEBA
2OEAB	28	29 2OEBA

SSOP/ TSSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
x \bar{OEAB}	A-to-B Output Enable Input (Active LOW)
x \bar{OEBA}	B-to-A Output Enable Input (Active LOW)
x \bar{CEAB}	A-to-B Enable Input (Active LOW)
x \bar{CEBA}	B-to-A Enable Input (Active LOW)
x \bar{LEAB}	A-to-B Latch Enable Input (Active LOW)
x \bar{LEBA}	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Outputs and I/O terminals.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	3.5	6	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

FUNCTION TABLE^(1, 3)

FOR A-TO-B (SYMMETRIC WITH B-TO-A)

Inputs			Latch Status	Output Buffers
xCEAB	xLEAB	xOEAB	xAx to xBx	xBx
H	X	X	Storing	Z
X	H	X	Storing	X
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous ⁽²⁾ A Inputs
L	L	H	Transparent	Z
L	H	H	Storing	Z

NOTES:

1. A-to-B data flow shown; B-to-A flow control is the same, except using x \bar{CEBA} , x \bar{LEBA} and x \bar{OEBA} .
2. Before x \bar{LEAB} LOW-to-HIGH Transition
3. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	VCC+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I _{IH}	Input HIGH Current (Input pins)	VCC = Max.	VI = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		VI = VCC	—	—	±1	
I _{IL}	Input LOW Current (Input pins)		VI = GND	—	—	±1	
	Input LOW Current (I/O pins)		VI = GND	—	—	±1	
I _{OZH}	High Impedance Output Current	VCC = Max.	VO = VCC	—	—	±1	μA
I _{OZL}	(3-State Output pins)		VO = GND	—	—	±1	
VIK	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{ODH}	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-36	-60	-110	mA
I _{ODL}	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min.	I _{OH} = -0.1mA	VCC-0.2	—	—	V
		VIN = VIH or VIL	I _{OH} = -3mA	2.4	3	—	
		VCC = 3V	I _{OH} = -8mA	2.4 ⁽⁵⁾	3	—	
VOL	Output LOW Voltage	VCC = Min.	I _{OL} = 0.1mA	—	—	0.2	V
		VIN = VIH or VIL	I _{OL} = 16mA	—	0.2	0.4	
		VCC = 3V	I _{OL} = 24mA	—	0.3	0.55	
		VIN = VIH or VIL	I _{OL} = 24mA	—	0.3	0.5	
I _{OS}	Short Circuit Current ⁽⁴⁾	VCC = Max., VO = GND ⁽³⁾		-60	-135	-240	mA
V _H	Input Hysteresis	—		—	150	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	0.1	10	μA

NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- VOH = VCC-0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit	
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	2	30	μA	
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$, Outputs Open $x\overline{CEAB}$ and $x\overline{OEAB} = \text{GND}$ $x\overline{CEBA} = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu A / MHz$	
I_C	Total Power Supply Current ⁽⁵⁾	$V_{CC} = \text{Max.}$, Outputs Open $f_i = 10MHz$ 50% Duty Cycle $x\overline{LEAB}$, $x\overline{CEAB}$ and $x\overline{OEAB} = \text{GND}$ $x\overline{CEBA} = V_{CC}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.6	1	mA	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	0.6	1		
		$V_{CC} = \text{Max.}$, Outputs Open $f_i = 2.5MHz$ 50% Duty Cycle $x\overline{LEAB}$, $x\overline{CEAB}$ and $x\overline{OEAB} = \text{GND}$ $x\overline{CEBA} = V_{CC}$ Sixteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.4	$4^{(5)}$		
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	2.4	$4.3^{(5)}$		

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 3.3V$, $+25^\circ C$ ambient.

3. Per TTL driven input; all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + D_{HNT} + I_{CCD} (f_{CP}N_{CP}/2 + f_iN_i)$$

I_{CC} = Quiescent Current (I_{CCL} , I_{CH} and I_{CZ})

ΔI_{CC} = Power Supply Current for a TTL High Input

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i


SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Symbol	Parameter	Condition ⁽²⁾	FCT163543A		FCT163543C		Unit
			Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	
t_{PLH}	Propagation Delay TransparentMode x_{Ax} to x_{Bx} or x_{Bx} to x_{Ax}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	5.3	ns
t_{PHL}	Propagation Delay x_{LEBA} to x_{Ax} , x_{LEAB} to x_{Bx}		1.5	8	1.5	7	ns
t_{PZH}	Output Enable Time x_{OEBA} or x_{OEAB} x_{Ax} or x_{Bx} x_{CEBA} or x_{CEAB} x_{Ax} or x_{Bx}		1.5	9	1.5	8	ns
t_{PHZ}	Output Disable Time x_{OEBA} or x_{OEAB} x_{Ax} or x_{Bx} x_{CEBA} or x_{CEAB} x_{Ax} or x_{Bx}		1.5	7.5	1.5	6.5	ns
t_{SU}	Set-up Time HIGH or LOW x_{Ax} or x_{Bx} to x_{LEAB} or x_{LEBA}		2	—	2	—	ns
t_H	Hold Time HIGH or LOW x_{Ax} or x_{Bx} to x_{LEAB} or x_{LEBA}		2	—	2	—	ns
t_W	x_{LEBA} or x_{LEAB} Pulse Width LOW		5	—	5	—	ns
$t_{SK(o)}$	Output Skew ⁽⁴⁾		—	0.5	—	0.5	ns


NOTES:

1. Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, Normal Range. For $V_{CC} = 2.7V$ to $3.6V$, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay

SWITCH POSITION


Test	Switch
Open Drain	6V
Disable Low	GND
Enable Low	Open
Disable High	Open
Enable High	GND
All Other Tests	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; t_f $\leq 2.5\text{ns}$; t_r $\leq 2.5\text{ns}$.
3. If V_{CC} is below 3V, input voltage swings should be adjusted not to exceed V_{CC}.

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

4/22/2002 Removed blank speed grade

5/21/2002 Removed TVSOP package



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459