


FEATURES:

- A and C grades
- Low input and output leakage $\leq 1\mu\text{A}$ (max.)
- CMOS power levels
- True TTL input and output compatibility:
 - $V_{OH} = 3.3\text{V}$ (typ.)
 - $V_{OL} = 0.3\text{V}$ (typ.)
- High Drive outputs (-15mA I_{OH} , 48mA I_{OL})
- Meets or exceeds JEDEC standard 18 specifications
- Power off disable outputs permit "live insertion"
- Available in SOIC and QSOP packages

DESCRIPTION:

The IDT74FCT151T is a high-speed 8-input multiplexer built using an advanced dual metal CMOS technology. It selects one bit of data from up to eight sources under the control of three select inputs. Both assertion and negation outputs are provided.

The IDT74FCT151T has a common Active-low enable (\bar{E}) input. When \bar{E} is low, data from one of eight inputs is routed to the complementary outputs according to the 3-bit code applied to the Select (S_0-S_2) inputs. A common application of the FCT151 is data routing from one of eight sources.


FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 2002

PIN CONFIGURATION



SOIC/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Inputs and V_{CC} terminals only.
- Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
I ₀ - I ₇	Data Inputs
S ₀ - S ₂	Selects Inputs
Ē	Enable Inputs (Active LOW)
Z	Data Output
Z̄	Inverted Data Output

FUNCTION TABLE⁽¹⁾

Inputs				Outputs	
S ₂	S ₁	S ₀	Ē	Z	Z̄
X	X	X	H	L	H
L	L	L	L	I ₀	Ī ₀
L	L	H	H	I ₁	Ī ₁
L	H	L	L	I ₂	Ī ₂
L	H	H	L	I ₃	Ī ₃
H	L	L	L	I ₄	Ī ₄
H	L	H	L	I ₅	Ī ₅
H	H	L	L	I ₆	Ī ₆
H	H	H	L	I ₇	Ī ₇

NOTE:

- H = HIGH Voltage Level
- X = Don't Care
- L = LOW Voltage Level
- Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ±5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current ⁽⁴⁾	V _{CC} = Max.	V _I = 2.7V	—	—	±1	µA
I _{IL}	Input LOW Current ⁽⁴⁾	V _{CC} = Max.	V _I = 0.5V	—	—	±1	µA
I _{OZH}	High Impedance Output Current ⁽⁴⁾	V _{CC} = Max., V _I = V _{CC} (Max.)	V _I = 2.7V	—	—	±1	µA
I _{OZL}			V _I = 0.5V	—	—	±1	
I _I	Input HIGH Current ⁽⁴⁾	V _{CC} = Max., V _I = V _{CC} (Max.)		—	—	±1	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾		-60	-120	-225	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA	2.4	3.3	—	V
V _{OL}			I _{OH} = -15mA	2	3	—	
V _H	Input Hysteresis	—		—	200	—	mV
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}		—	0.01	1	mA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. The test limit for this parameter is ±5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open \bar{E} or $\bar{OE} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁵⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.2	6.5	mA
		50% Duty Cycle \bar{E} or $\bar{OE} = \text{GND}$ One Output Toggling	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	3.5	7.5	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.

3. Per TTL driven input; ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_o)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Output Frequency

N_o = Number of Outputs at f_i

All currents are in millamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Condition ⁽¹⁾	IDT74FCT151AT		IDT74FCT151CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t_{PLH}	Propagation Delay S_x to \bar{Z}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.6	1.5	5.6	ns
	Propagation Delay S_x to Z		1.5	6.8	1.5	5.8	ns
	Propagation Delay \bar{E} to \bar{Z}		1.5	5.6	1.5	4.8	ns
	Propagation Delay \bar{E} to Z		1.5	5.8	1.5	5	ns
	Propagation Delay I_x to \bar{Z}		1.5	5.2	1.5	4.4	ns
	Propagation Delay I_x to Z		1.5	5.5	1.5	4.7	ns

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

3/25/2002 Removed standard speed grade



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459