

LOW SKEW PLL CLOCK DRIVER TURBOCLOCK™ JR.

FEATURES:

- · Eight zero delay outputs
- · Selectable positive or negative edge synchronization
- · Synchronous output enable
- · Output frequency: 15MHz to 100MHz
- · CMOS outputs
- · 3 skew grades:

IDT59920A-2: tskewo<250ps IDT59920A-5: tskewo<500ps IDT59920A-7: tskewo<750ps

- · 3-level inputs for PLL range control
- · PLL bypass for DC testing
- · External feedback, internal loop filter
- 46mA loL high drive outputs
- Low Jitter: <200ps peak-to-peak
- Outputs drive 50Ω terminated lines
- · Pin-compatible with Cypress CY7B9920
- · Available in SOIC package

DESCRIPTION:

The IDT59920A is a high fanout phase lock loop clock driver intended for high performance computing and data-communications applications. The IDT59920A has CMOS outputs.


The IDT59920A maintains Cypress CY7B9920 compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (VDDO/PE). When the GND/sOE pin is held low, all outputs are synchronously enabled (CY7B9920 compatibility). However, if GND/sOE is held high, all outputs except Q2 and Q3 are synchronously disabled.

Furthermore, when the VDDO/PE is held high, all outputs are synchronized with the positive edge of the REF clock input (CY7B9920 compatibility). When VDDO/PE is held low, all outputs are synchronized with the negative edge of REF.

The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

SEPTEMBER 2001

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
	Supply Voltage to Ground	-0.5 to +7	V
Vı	DC Input Voltage	-0.5 to +7	V
	Maximum Power Dissipation (TA = 85°C)	530	mW
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V)

Parameter	Description	Тур.	Max.	Unit
CIN	Input Capacitance	5	7	pF

NOTE:

 Capacitance applies to all inputs except TEST and FS. It is characterized but not production tested.

PIN DESCRIPTION

FINDLS	CIVII II	ON
Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST ⁽¹⁾	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Set LOW for normal operation.
GND/ sOE ⁽¹⁾	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except Q2 and Q3) in a LOW state - Q2 and Q3 may be used as the
		feedback signal to maintain phase lock. Set GND/sOE LOW for normal operation.
VDDQ/PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
		reference clock.
FS ⁽²⁾	IN	Frequency range select. 3 level input.
		FS = GND: 15 to 35MHz
		FS = MID (or open): 25 to 60MHz
		FS = VDD: 40 to 100MHz
Q0 - Q7	OUT	Eight clock output
Vddn	PWR	Power supply for output buffers
VDDQ	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

NOTES:

- 1. When TEST = MID and GND/\overline{sOE} = HIGH, PLL remains active.
- 2. This input is wired to VDD, GND, or unconnected. Default is MID level. If it is switched in the real time mode, the outputs may glitch, and the PLL may require an additional lock time before all data sheet limits are achieved.

RECOMMENDED OPERATING RANGE

		IDT59920A-5,-7		IDT599		
		(Industrial)		(Commercial)		
Symbol	Description	Min.	Max.	Min.	Max.	Unit
VDD	Power Supply Voltage	4.5	5.5	4.75	5.25	V
TA	Ambient Operating Temperature	-40	+85	0	+70	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions		Min.	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH (REF	, FB Inputs Only)	VDD-1.35	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW (REF,	FB Inputs Only)	_	1.35	V
Vihh	Input HIGH Voltage ⁽¹⁾	3-Level Inputs Only		V _{DD} —1	_	V
VIMM	Input MID Voltage(1)	3-Level Inputs Only		VDD/2-0.5	VDD/2+0.5	V
VILL	Input LOW Voltage ⁽¹⁾	3-Level Inputs Only		_	1	V
lin	Input Leakage Current	VIN = VDD or GND		_	±5	μΑ
	(REF, FB Inputs Only)	V _{DD} = Max.				
		VIN = VDD	HIGH Level	_	±200	
I 3	3-Level Input DC Current (TEST, FS)	VIN = VDD/2	MID Level	_	±50	μΑ
		VIN = GND	LOW Level	_	±200	
I PU	Input Pull-Up Current (VDDQ/PE)	VDD = Max., VIN = GND	•	_	±100	μA
I PD	Input Pull-Down Current (GND/sOE)	VDD = Max., VIN = VDD		_	±100	μΑ
Vон	Output HIGH Voltage	V _{DD} = Min., IOH = -16mA	VDD = Min., IOH = -16mA			V
		V _{DD} = Min., I _{OH} = -40mA	VDD-0.75	_		
Vol	Output LOW Voltage	VDD = Min., IOL = 46mA	_	0.45	V	
los	Output Short Circuit Current ⁽²⁾	V _{DD} = Max., V _O = GND		_	N/A	mA

NOTES:

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Тур.	Max.	Unit
IDDQ	Quiescent Power Supply Current	VDD = Max., TEST = MID, REF = LOW,	10	40	mA
		GND/sOE = LOW, All outputs unloaded			
ΔIDD	Power Supply Current per Input HIGH	VDD = Max., VIN = 3.4V	0.4	1.5	mA
IDDD	Dynamic Power Supply Current per Output	VDD = Max., CL = 0pF	100	160	μA/MHz
Ітот	Total Power Supply Current	VDD = 5V, FREF = 25MHz, CL = 240pF ⁽¹⁾	53	_	
		$VDD = 5V$, Fref = 33MHz, $CL = 240pF^{(1)}$	63	_	mA
		VDD = 5V, FREF = 66MHz, CL = 240pF ⁽¹⁾	117	_	

NOTE:

1. For eight outputs, each loaded with 30pF.

^{1.} These inputs are normally wired to VDD, GND, or unconnected. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

^{2.} Outputs are not to be shorted.

INPUT TIMING REQUIREMENTS

Symbol	Description ⁽¹⁾	Min.	Max.	Unit
tr, tr	Maximum input rise and fall times, 0.8V to 2V	1	10	ns/V
tpwc	Input clock pulse, HIGH or LOW	3	_	ns
DH	Input duty cycle	10	90	%
Ref	Reference Clock Input	15	100	MHz

NOTE:

1. Where pulse width implied by DH is less than tPwc limit, tPwc limit applies.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			I	DT59920A-	-2	II	OT59920A	·5	ID.	T59920A-	7	
Symbol	Parameter			Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
		FS = LOW	15	_	35	15	_	35	15	_	35	
FREF	REF Frequency Range	FS = MED	25	_	60	25	_	60	25	_	60	MHz
		FS = HIGH	40	_	100	40	_	100	40	_	100	
trpwh	REF Pulse Width HIGH ^(1,8)		3	_	_	3	_	_	3	_	_	ns
trpwl	REF Pulse Width LOW ^(1,8)	3	_	_	3	_	_	3	_	_	ns	
tskew0	Zero Output Skew (All Outputs)(1,	_	0.1	0.25	_	0.25	0.5	_	0.3	0.75	ns	
tdev	Device-to-Device Skew ^(1,2,5)	_	_	0.75	_	_	1.25	_	_	1.65	ns	
t PD	REF Input to FB Propagation Del	ay ^(1,7)	-0.25	0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
todcv	Output Duty Cycle Variation from 50% ⁽¹⁾		-0.5	0	0.5	-1.2	0	1.2	-1.5	0	1.5	ns
torise	Output Rise Time ⁽¹⁾		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tofall	Output Fall Time ⁽¹⁾		0.5	2	2.5	0.5	2	3.5	0.5	3	5	ns
tlock	PLL Lock Time ^(1,6)		_	_	0.5	_	_	0.5	_	_	0.5	ms
tır	Cycle-to-Cycle Output Jitter(1)	RMS	_	_	25	_	_	25	_	_	25	ps
		Peak-to-Peak	_	_	200	_	_	200	_	_	200	

NOTES:

- 1. All timing and jitter tolerances apply for FNOM ≥ 25MHz. Guaranteed by design and characterization, not subject to production testing.
- 2. Skew is the time between the earliest and the latest output transition among all outputs with the specified load.
- 3. tskew is the skew between all outlets. See AC TEST LOADS.
- 4. For IDT59920A-2 tskewo is measured with CL = 0pF; for CL = 30pF, tskewo = 0.45ns Max.
- 5. IDEV is the output-to-output skew between any two devices operating under the same conditions (VDD, ambient temperature, air flow, etc.)
- 6. LLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpD is within specified limits.
- 7. tpd is measured with REF input rise and fall times (from 0.2Vpd to 0.8Vpd) of 1.5ns.
- 8. Refer to INPUT TIMING REQUIREMENTS for more detail.


AC TEST LOADS AND WAVEFORMS




CMOS Input Test Waveform

CL = 50pF (CL = 30pF for -2 and -5 devices)

Test Load



AC TIMING DIAGRAM



NOTES:

Skew: The time between the earliest and the latest output transition among all outputs when all are loaded with 50pF (30pF for -2 and -5) and terminated with VDD/2.

tskew: The skew between all outputs.


The output-to-output skew between any two devices operating under the same conditions (VDD, ambient temperature, air flow, etc.)

topcv: The deviation of the output from a 50% duty cycle.

torise and tofall are measured between 0.2Vpd and 0.8Vpd.

tLOCK: The time that is required before synchronization is achieved. This specification is valid only after VDD is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpD is within specified limits.

ORDERING INFORMATION





Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459