

Description

The ICS551 is a low cost, high speed single input to four output clock buffer. Part of ICS' Clock BlocksTM family, this is our lowest cost, small clock buffer. See the ICS552-02B for monolithic dual version of the ICS551 in a 20 pin QSOP.


ICS makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact ICS for all of your clocking needs.

Features

- Low skew (250ps) outputs
- Low cost clock buffer
- Packaged in 8 pin SOIC
- Input/Output clock frequency up to 160 MHz
- Non-inverting
- Ideal for networking clocks
- Operating Voltages of 3.0to 5V
- Output Enable mode tri-states outputs
- Advanced, low power CMOS process
- Industrial temperature version available


Block Diagram

MDS 551 D





Pin Assignment



Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	ICLK	Input	Clock input. Internal pull-up resistor.
2	Q1	Output	Clock output 1.
3	Q2	Output	Clock output 2.
4	Q3	Output	Clock output 3.
5	Q4	Output	Clock output 4.
6	GND	Power	Connect to ground.
7	VDD	Power	Connect to 3.3V or 5.5V.
8	OE	Input	Output Enable. Tri-states outputs when low. Internal pull-up resistor.

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 μ F should be connected between VDD on pin 7 and GND on pin 6, as close to the device as possible. A 33 Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS551. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	-40 to +85 °C
Storage Temperature	-65 to +150°C
Junction Temperature	175°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40	-	+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+5.5	V

DC Electrical Characteristics

VDD=3.3V ±5%	Ambient temperature -40 to +85 °C, unless stated otherwise	
--------------	--	--

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Input High Voltage, ICLK	V _{IH}	Note 1	VDD/2+0.7		3.8	V
Input Low Voltage, ICLK	V _{IL}	Note 1			VDD/2-0.7	V
Input High Voltage, OE	V _{IH}		2		VDD	V
Input Low Voltage, OE	V _{IL}				0.8	V
Output High Voltage	V _{OH}	I _{OH} = -25 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 25 mA			0.4	V
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V
Operating Supply Current	IDD	No load, 135 MHz		18		mA
Short Circuit Current	I _{OS}			±50		mA

MDS 551 D



Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		4.5		5.5	V
Input High Voltage, ICLK	V _{IH}	Note 1	VDD/2+1		5.5	V
Input Low Voltage, ICLK	V _{IL}	Note 1			VDD/2-1	V
Input High Voltage, OE	V _{IH}		2		VDD	V
Input Low Voltage, OE	V _{IL}				0.8	V
Output High Voltage	V _{OH}	I _{OH} = -35 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 35 mA			0.4	V
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V
Operating Supply Current	IDD	No load, 135 MHz		35		mA
Short Circuit Current	I _{OS}			±80		mA

VDD=5V ±5%, Ambient temperature -40 to +85 °C, unless stated otherwise

Notes: 1. Nominal switching threshold is VDD/2

AC Electrical Characteristics

VDD = 3.3V ±5%, Ambient Temperature -40 to +85 °C, unless stated oth	erwise
--	--------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		160	MHz
Output Frequency, 3.3V		15pF load. Note 4			160	MHz
Output Frequency, 5V		15pF load. Note 4			135	MHz
Output Clock Rise Time	t _{OR}	0.8 to 2.0V			1.5	ns
Output Clock Fall Time	t _{OF}	2.0 to 0.8V			1.5	ns
Propagation Delay, 3.3V	Note 1		2	4	8	ns
Propagation Delay, 5V	Note 1		1.5	3	6	ns
Output to output skew	Note 2	Rising edges at VDD/2			250	ps

Notes: 1. With rail to rail input clock


2. Between any 2 outputs with equal loading.

- 3. Duty cycle on outputs will match incoming clock duty cycle. Consult ICS for tight duty cycle clock generators.
- 4. With external series resistor of 33 Ω positioned close to each output pin.



Package Outline and Package Dimensions (8 pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping packaging	Package	Temperature
ICS551M	ICS551M	Tubes	8 pin SOIC	0 to 70 °C
ICS551MT	ICS551M	Tape and Reel	8 pin SOIC	0 to 70 °C
ICS551MI	ICS5511	Tubes	8 pin SOIC	-40 to +85 °C
ICS551MIT	ICS5511	Tape and Reel	8 pin SOIC	-40 to +85 °C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

MDS 551 D