

ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS
CLOCK GENERATOR

GENERAL DESCRIPTION




The ICS8602 is a high performance, low skew, 1-to-9 Differential-to-LVCMOS zero delay buffer and a member of the HiPerClockS[™] family of High Performance Clocks Solutions from ICS. The CLK, nCLK pair can accept most standard

differential input levels. The VCO operates at a frequency range of 200MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be doubled by utilizing the ability of the outputs to drive two series terminated lines. The differential reference clock input will accept any differential signal levels.


FEATURES

- Fully integrated PLL
- 9 LVCMOS outputs, 7Ω typical output impedance
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Output frequency range: 12.5MHz to 250MHz
- Input frequency range: 12.5MHz to 250MHz
- VCO range: 200MHz to 500MHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Cycle-to-cycle jitter: 36ps (typical)
- Output skew: 125ps (maximum)
- Static Phase Offset: TBD±100ps (typical)
- · 3.3V supply voltage
- 0°C to 70°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP 7mm x 7mm x 1.4mm Y Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS8602 Zero Delay, Differential-to-LVCMOS Clock Generator

TABLE 1. PIN DESCRIPTIONS

| Number | Name | T | уре | Description |
|---------------------------------------|---------------------------------------|--------|----------|---|
| 1 | $V_{\scriptscriptstyle DDA}$ | Power | | Analog supply pin. Connect to 3.3V. |
| 2 | V _{DD} | Power | | Positive supply pin. Connect to 3.3V. |
| 3 | CLK | Input | Pulldown | Non-inverting differential clock input. |
| 4 | nCLK | Input | Pullup | Inverting differential clock input. |
| 5, 8, 12 16, 18, 22, 25, 29 | GND | Power | | Power supply ground. Connect to ground. |
| 6, 7 | DIV_SEL0, DIV_SEL1 | Input | Pulldown | Determines output divider valued in Table 3. LVCMOS / LVTTL interface levels. |
| 9 | FB_IN | Input | Pulldown | Feedback input to phase detector for regenerating clocks with "zero delay". LVCMOS / LVTTL interface levels. |
| 10, 14, 20, 24, 27, 31 | $V_{\scriptscriptstyle DDO}$ | Power | | Output supply pins. Connect to 3.3V. |
| 11, 13, 15, 19, 21, 23, 26, 28, 30 | Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 | Output | | Clock outputs. 7Ω typical output impedance. LVCMOS interface levels. |
| 17 | MR/nOE | Input | Pulldown | Resets dividers and determines state of the outputs. LVCMOS / LVTTL interface levels. |
| 32 | PLL_SEL | Input | Pullup | Selects between the PLL and the reference clock as the input to the dividers. When HIGH, selects PLL. When LOW, selects reference clock. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|--|--|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | | 4 | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | ΚΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | ΚΩ |
| C _{PD} | Power Dissipation Capacitance (per output) | V_{DDA} , V_{DD} , $V_{DDO} = 3.47V$ | | TBD | | pF |
| R _{OUT} | Output Impedance | | | 7 | | Ω |

TABLE 3A. CONTROL INPUT FUNCTION TABLE, PLL_SEL = 1 TABLE 3B. CONTROL INPUT FUNCTION TABLE, PLL_SEL = 0

| DIV_SEL1 | DIV SELO | Input/0 Frequency F | | |
|----------|----------|------------------------|---------|--|
| | _ | Minimum | Maximum | |
| 0 | 0 | 100 | 250 | |
| 0 | 1 | 50 | 125 | |
| 1 | 0 | 25 | 62.5 | |
| 1 | 1 | 12.5 | 31.25 | |

| DIV_SEL1 | DIV SELO | Input/Output Frequency Range (MHz) | | |
|----------|----------|---------------------------------------|--------|--|
| _ | ı | fIN | fOUT | |
| 0 | 0 | fIN | fIN/2 | |
| 0 | 1 | fIN | fIN/4 | |
| 1 | 0 | fIN | fIN/8 | |
| 1 | 1 | fIN | fIN/16 | |



ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{lll} \text{Inputs, V}_{\text{I}} & -0.5 \text{V to V}_{\text{DD}} + 0.5 \text{ V} \\ \text{Outputs V}_{\text{O}} & -0.5 \text{V to V}_{\text{DDO}} + 0.5 \text{V} \\ \text{Ambient Operating Temperature} & 42.1 ^{\circ}\text{C to } 70 ^{\circ}\text{C (0 lfpm)} \end{array}$

Storage Temperature -65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V_{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDA} | Analog Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V_{DDO} | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Positive Supply Current | | | 40 | | mA |
| I _{DDA} | Analog Supply Current | | | 10 | | mA |
| I _{DDO} | Output Supply Current | | | 160 | | mA |

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3 V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|--------------------------------------|---------------------------------|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | | | -0.3 | | 0.8 | V |
| I _{IH} | Input High Current | DIV_SEL0, DIV_SEL1, FB_IN, MR/nOE | $*V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| | . 0 | PLL_SEL | $*V_{DD} = V_{IN} = 3.465V$ | | | 5 | μA |
| I _{IL} | I, Input Low Current | DIV_SEL0, DIV_SEL1, FB_IN, MR/nOE | $*V_{DD} = 3.465V, V_{IN} = 0V$ | -5 | | | μΑ |
| "- | | PLL_SEL | $*V_{DD} = 3.465V, V_{IN} = 0V$ | -150 | | | μA |
| V _{OH} | Output High Voltage; NOTE 1 | | | 2.6 | | | V |
| V _{OL} | Output Low Voltage | ; NOTE 1 | | | | 0.5 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See page 5, Figure 1, 3.3V Output Load Test Circuit.

^{*}NOTE: $V_{\rm DD}$ denotes $V_{\rm DD}$, $V_{\rm DDA}$, and $V_{\rm DDO}$.

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS **CLOCK GENERATOR**

Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------------|---------------------------------|-----------|---------|------------------------|-------|
| 1 | Input High Current | CLK | $*V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| 'ін | Imput riigii Curient | nCLK | $*V_{DD} = V_{IN} = 3.465V$ | | | 5 | μΑ |
| | Input Low Current | CLK | $^*V_{DD} = 3.465, V_{IN} = 0V$ | -5 | | | μΑ |
| ¹ _{IL} | Input Low Current | nCLK | $^*V_{DD} = 3.465, V_{IN} = 0V$ | -150 | | | μΑ |
| V _{PP} | Peak-to-Peak Input | Voltage | | 0.15 | | 1.3 | V |
| V_{CMR} | Common Mode Inpu | it Voltage; NOTE 1, 2 | | GND + 0.5 | | V _{DD} - 0.85 | V |

NOTE 1: Common mode voltage is defined as V_{IH} . NOTE 2: For single ended applications, the maximum voltage for CLK, nCLK is V_{DD} + 0.3V. *NOTE: V_{DD} denotes V_{DD} , V_{DDA} , and V_{DDO} .

Table 5. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---|---|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE 1 | PLL_SEL=0V, 0MHz ≤ f ≤ 250MHz | TBD | | TBD | ns |
| +(Ø) | Static Phase Offset: NOTE 2 | PLL_SEL = 3.3V, fREF = 133MHz, fVCO = 266MHz | | TBD±100 | | ps |
| t(∅) | Static Phase Offset, NOTE 2 | PLL_SEL = 3.3V, fREF = 50MHz, fVCO = 100MHz | | TBD±100 | | ps |
| tsk(o) | Output Skew; NOTE 3, 4 | Measured on rising edge at V _{DDO} /2 | | | 125 | ps |
| <i>t</i> jit(Ø) | Phase Jitter; NOTE 4 | | | TBD | | ps |
| tjit(cc) | Cycle-to-Cycle Jitter; NOTE 4 | Measured on rising edge at V _{DDO} /2 | | 36 | | ps |
| t _L | PLL Lock Time | | | | 1 | ms |
| t _R | Output Rise Time | 20% to 80% @ 50MHz | TBD | | TBD | ps |
| t _F | Output Fall Time | 20% to 80% @ 50MHz | TBD | | TBD | ps |
| odc | Output Duty Cycle | f = 250MHz | | | | % |

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at $V_{DDO}/2$.

NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at V_{DDO}/2.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION







ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR










ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS
CLOCK GENERATOR










ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 9 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.





ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

RELIABILITY INFORMATION

Table 6. $\theta_{\text{JA}} \text{vs. A} \text{IR Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

O 200 500
Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8602 is: 1828

ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS

CLOCK GENERATOR




TABLE 7. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | | | | | |
|---|-----------|-----------------|------|--|--|--|--|
| OVMDOL | | ВВА | | | | | |
| SYMBOL | MINIMUM | MINIMUM NOMINAL | | | | | |
| N | | 32 | | | | | |
| Α | | 1.60 | | | | | |
| A1 | 0.05 | | 0.15 | | | | |
| A2 | 1.35 | 1.35 1.40 1.45 | | | | | |
| b | 0.30 | 0.30 0.37 0.45 | | | | | |
| С | 0.09 0.20 | | | | | | |
| D | | 9.00 BASIC | | | | | |
| D1 | | 7.00 BASIC | | | | | |
| D2 | | 5.60 Ref. | | | | | |
| E | | 9.00 BASIC | | | | | |
| E1 | | 7.00 BASIC | | | | | |
| E2 | 5.60 Ref. | | | | | | |
| е | | 0.80 BASIC | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | |
| θ | 0° | | 7° | | | | |
| ccc | | | 0.10 | | | | |

Reference Document: JEDEC Publication 95, MS-026



ICS8602

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS
CLOCK GENERATOR

TABLE 8. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|-----------|-------------------------------|--------------|-------------|
| ICS8602BY | ICS8602BY | 32 Lead LQFP | 250 per tray | 0°C to 70°C |
| ICS8602BYT | ICS8602BY | 32 Lead LQFP on Tape and Reel | 1000 | 0°C to 70°C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.