



128K x 64 Flow-Through ZBT SRAM 128K x 64 Pipeline ZBT SRAM

PRELIMINARY
IDT7MBV4153SA
IDT7MBV4154SA

Features

- ♦ Low profile 160-lead AMP Free Height Surface Mount Board-to-Board Connector family (5mm-8mm plug options)
- ♦ High speed - 66 Mhz flow through, 100 Mhz pipeline
- ♦ ZBT advantage – no dead cycles between Write and Read Cycles
- ♦ Low power deselect mode
- ♦ Single 3.3V power supply ($\pm 5\%$)


Description

The IDT7MBV4153 / 54 are 3.3V ZBT SRAM modules constructed on an epoxy laminate (FR-4) substrate using two ZBT static RAMs in plastic packages and a 160-lead board-to-board connector receptacle. The ZBT SRAM is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBT™, or Zero Bus Turn-around.

The 160-lead AMP Free Height Surface Mount Board-to-Board Connector configuration allows 160 leads to be mated to a plug on the board which is 2.80 inches long and 1.50 inches wide. The maximum height (with an 8mm plug) from the base board to the top of the module is 0.535 inches.

Functional Block Diagram

PD →



JANUARY 2000

Module Pinout

VCC	81	1	I/O ₀
I/O ₁	82	2	I/O ₂
I/O ₃	83	3	GND
I/O ₅	84	4	I/O ₄
VCC	85	5	I/O ₆
I/O ₇	86	6	NC
I/O ₉	87	7	GND
I/O ₁₁	88	8	I/O ₈
VCC	89	9	I/O ₁₀
I/O ₁₃	90	10	I/O ₁₂
I/O ₁₅	91	11	GND
NC	92	12	I/O ₁₄
VCC	93	13	I/O ₁₆
I/O ₁₇	94	14	I/O ₁₈
I/O ₁₉	95	15	GND
I/O ₂₁	96	16	I/O ₂₀
VCC	97	17	I/O ₂₂
I/O ₂₃	98	18	NC
I/O ₂₅	99	19	GND
I/O ₂₇	99	20	I/O ₂₄
VCC	101	21	I/O ₂₆
I/O ₂₉	102	22	I/O ₂₈
I/O ₃₁	103	23	GND
NC	104	24	I/O ₃₀
VCC	105	25	WE ₀
NC	106	26	WE ₁
NC	107	27	GND
CEN ₀	108	28	PD ₀
VCC	109	29	PD ₁
CEN ₁	110	30	PD ₂
A ₀	111	31	GND
A ₂	112	32	A ₁
VCC	113	33	A ₃
A ₄	114	34	A ₅
A ₆	115	35	GND
VCC	116	36	A ₇
A ₈	117	37	A ₉
A ₁₀	118	38	A ₁₁
GND	119	39	GND
CLK ₀	120	40	CLK ₁
GND	121	41	GND
A ₁₂	122	42	A ₁₃
A ₁₄	123	43	GND
VCC	124	44	A ₁₅
A ₁₆	125	45	A ₁₇ (1)
(1) A ₁₈	126	46	GND
(1) A ₂₀	127	47	A ₁₉ (1)
VCC	128	48	A ₂₁ (1)
(1) A ₂₂	129	49	CS ₁
(1) CS ₀	130	50	GND
OE ₀	131	51	OE ₁
VCC	132	52	RES ⁽¹⁾
(1) RES	133	53	RES ⁽¹⁾
NC	134	54	GND
NC	135	55	NC
VCC	136	56	NC
I/O ₃₃	137	57	I/O ₃₂
I/O ₃₅	138	58	GND
I/O ₃₇	139	59	I/O ₃₄
VCC	140	60	I/O ₃₆
I/O ₃₉	141	61	I/O ₃₈
NC	142	62	GND
I/O ₄₁	143	63	I/O ₄₀
VCC	144	64	I/O ₄₂
I/O ₄₃	145	65	I/O ₄₄
I/O ₄₅	146	66	GND
I/O ₄₇	147	67	I/O ₄₆
VCC	148	68	NC
I/O ₄₉	149	69	I/O ₄₈
I/O ₅₁	150	70	GND
I/O ₅₃	151	71	I/O ₅₀
VCC	152	72	I/O ₅₂
I/O ₅₅	153	73	I/O ₅₄
NC	154	74	GND
I/O ₅₇	155	75	I/O ₅₆
VCC	156	76	I/O ₅₈
I/O ₅₉	157	77	I/O ₆₀
I/O ₆₁	158	78	GND
I/O ₆₃	159	79	I/O ₆₂
VCC	160	80	NC

4261 drw 03

Pin Names

A ₀ - A ₂₂	Address Inputs
I/O ₀ - I/O ₆₃	Data Inputs/Outputs
$\overline{CS}_0, \overline{CS}_1$	Chip Select Inputs
$\overline{WE}_0, \overline{WE}_1$	Data Write Enable Inputs
$\overline{OE}_0, \overline{OE}_1$	Data Output Enable Inputs
CLK ₀ , CLK ₁	Clock Inputs
$\overline{CEN}_0, \overline{CEN}_1$	Clock Enable Inputs
PD ₀ - PD ₂	Presence Detect Pins
RES	Reserved Pins
NC	No Connect
GND	Ground
Vcc	3.3 Volt Power Supply

4261 tbl 01

Presence Detect Table

PD ₀	PD ₁	PD ₂	
NC	NC	NC	No Module Present
GND	NC	Vcc	128K x 36 FT ZBT
GND	NC	GND	128K x 36 PIPE ZBT

4261 tbl 02

Absolute Maximum Ratings

Symbol	Rating	Commercial	Unit
V _{TERM} for Vcc	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

4261 tbl 03

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods may affect reliability.

Top View

NOTES:

- These pins are No Connects; they are reserved for future modules.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V -5%/±5%

4261 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.15	3.3	3.45	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

4261 tbl 05

NOTE:

- V_{IL} = -1.0V for pulse width less than t_{CYC}/2, once per cycle.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{CC} = 3.3V ±5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I _{LI}	Input Leakage Current - Address	V _{CC} = Max., V _{IN} = 0V to V _{DD}	—	10	μA
I _{LI}	Input Leakage Current - Control / Data	V _{DD} = Max., V _{IN} = 0V to V _{DD}	—	5	μA
I _{LO}	Output Leakage Current - Address	$\overline{OE} \geq V_{IH}$, V _{OUT} = 0V to V _{DD} , V _{DD} = Max.	—	10	μA
I _{LO}	Output Leakage Current - Control / Data	$\overline{OE} \geq V_{IH}$, V _{OUT} = 0V to V _{DD} , V _{DD} = Max.	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 5mA, V _{CC} = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -5mA, V _{CC} = Min.	2.4	—	V

4261 tbl 06

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (V_{CC} = 3.3V ±5%, V_{HD} = V_{CC} - 0.2V, V_{LD} = 0.2V)

Symbol	Parameter	Test Condition	Max.	Max.	Unit
I _{DD}	Operating Power Supply Current	V _{DD} = Max., $\overline{CS} \leq V_{IL}$, V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾ , Outputs Open	400	500	mA
I _{SB}	Standby Power Supply Current	V _{DD} = Max., $\overline{CS} \geq V_{IH}$, V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} , Outputs Open	180	200	mA
I _{SB1}	Full Standby Power Supply Current	V _{DD} = Max., $\overline{CS} \geq V_{HD}$, V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾ , Outputs Open	80	80	mA

4261 tbl 07

NOTES:

- All values are maximum guaranteed values.
- At f = f_{MAX}, address inputs are switching at 1/t_{CYC} and CLK is cycling at 1/t_{CYC}; f=0 means no input signals are changing.

Capacitance

(T_A = +25°C, f = 1.0MHz, SOJ Package)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN1} (Address)	Input Capacitance	V _{IN} = 3dV	20	pF
C _{IN2} (Control)	Input Capacitance	V _{IN} = 3dV	10	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	10	pF

4261 tbl 08

NOTE:

- This parameter is guaranteed by design, but not production tested.

AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

4261 tbl 09

AC Electrical Characteristics⁽¹⁾ (V_{DD} = 3.3V +/- 5%, T_A = 0 to 70 °C)

Symbol	Parameter	7MBV4153SA50		7MBV4153SA66		Unit
		Min.	Max.	Min.	Max.	
Clock Times						
fMAX	Clock Frequency	—	50	—	66	MHz
tCYC	Clock Cycle Time	20	—	15	—	ns
tCH	Clock High Pulse Width	5	—	5	—	ns
tCL	Clock Low Pulse Width	5	—	5	—	ns
Output Times						
tCD	Clock High to Valid Data	—	10	—	10	ns
tCDC	Clock High to Data Change	2	—	2	—	ns
tCLZ	Clock High to Output Active	4	—	4	—	ns
tCHZ	Clock High to Data High-Z	—	5	—	5	ns
tOE	Output Enable Access Time	—	5	—	5	ns
tOLZ	Output Enable Low to Data Active	0	—	0	—	ns
tOHZ	Output Enable High to Data High-Z	—	5	—	5	ns
Setup Times						
tSE	Clock Enable Setup Time	2.5	—	2.5	—	ns
tSA	Address Setup Time	2.5	—	2.5	—	ns
tSD	Data in Setup Time	2.5	—	2.5	—	ns
tSW	Write Enable Setup Time	2.5	—	2.5	—	ns
tSC	Chip Select Setup Time	2.5	—	2.5	—	ns
Hold Times						
tHE	Clock Enable Hold Time	0.5	—	0.5	—	ns
tHA	Address Hold Time	0.5	—	0.5	—	ns
tHD	Data in Hold Time	0.5	—	0.5	—	ns
tHW	Write Enable Hold Time	0.5	—	0.5	—	nst
tHC	Chip Select Hold Time	0.5	—	0.5	—	ns

4261 tbl 10

NOTES:

- Parameters shown reflect component specifications, and they do not necessarily reflect module tester limits.

AC Electrical Characteristics⁽¹⁾ ($V_{DD} = 3.3V \pm 5\%$, $T_A = 0$ to $70^\circ C$)

Symbol	Parameter	7MBV4153SA80		7MBV4153SA100		Unit
		Min.	Max.	Min.	Max.	
Clock Times						
fMAX	Clock Frequency	—	80	—	100	MHz
tCYC	Clock Cycle Time	12.5	—	10	—	ns
tCH	Clock High Pulse Width	4	—	4	—	ns
tCL	Clock Low Pulse Width	4	—	4	—	ns
Output Times						
tCD	Clock High to Valid Data	—	7	—	5	ns
tCDC	Clock High to Data Change	2	—	2	—	ns
tCLZ	Clock High to Output Active	2	—	2	—	ns
tCHZ	Clock High to Data High-Z	2	—	2	—	ns
tOE	Output Enable Access Time	—	6	—	5	ns
tOLZ	Output Enable Low to Data Active	0	—	0	—	ns
tOHZ	Output Enable High to Data High-Z	—	6	—	5	ns
Setup Times						
tSE	Clock Enable Setup Time	2	—	1.5	—	ns
tSA	Address Setup Time	2	—	1.5	—	ns
tSD	Data in Setup Time	2	—	1.5	—	ns
tSW	Write Enable Setup Time	2	—	1.5	—	ns
tSC	Chip Select Setup Time	2	—	1.5	—	ns
Hold Times						
tHE	Clock Enable Hold Time	1	—	1	—	ns
tHA	Address Hold Time	1	—	1	—	ns
tHD	Data in Hold Time	1	—	1	—	ns
tHW	Write Enable Hold Time	1	—	1	—	nst
tHC	Chip Select Hold Time	1	—	1	—	ns

4261 tbl 11

NOTES:

- Parameters shown reflect component specifications, and they do not necessarily reflect module tester limits.

AC Test Loads




Figure 1. AC Test Load





Figure 2. AC Test Load
(for t_{OHZ} , t_{CHZ} , t_{OLZ} , and t_{ODC})

* Including scope and jig

Package Drawing



NOTES:

- Specified dimensions are in inches.
- The receptacle used on the module is AMP part number 177983-8.

Ordering Information

IDT XXXXX SA X

Device
Type

Power

Speed

Clock Frequency in Megahertz
(Speed of SRAM's used on the Module)

50
66
80
100

(Flowthru Only)
(Flowthru Only)
(Pipeline Only)
(Pipeline Only)

7MBV4153
7MBV4154

128K x 64 Flow-Thru ZBT SRAM Module
128K x 64 Pipeline ZBT SRAM Module

4261 drw 07



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800 544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.