ID240H01 10MB Flash Memory Card

(Model No.: ID240H01)

Spec No.: EL106144

Issue Date: June 23, 1998

ID240H01

- Handle this document carefully for it contains material protected by international copyright law. Any
 reproduction, full or in part, of this material is prohibited without the express written permission of the
 company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2). even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - · Audiovisual equipment
 - Home appliances
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - · Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



ID240H01

Contents 2. Features · · · 3. Block Diagram • 5. Function Chart • • 5.2 Function Table • • • • p. 7, 8 5.4 Status Register • • • • • • • 6. Absolute Maximum Ratings p. 14 p. 14 9. Read Operation p. 15 9.1 DC Characteristics p. 15 9.2 AC Characteristics p. 15, 16, 17 10. Programming Operation • • • • • • p. 17 10.1 DC Characteristics p. 17 10.2 AC Characteristics 11. Erase Operation 11.1 DC Characteristics 11.2 AC Characteristics 12. Block Erase and Data Write Characteristics 13. Voltage Timing p. 25 14. Attribute Memory p. 26 p. 26 p. 26 p. 27 p. 30 p. 30 p. 31 p. 32

19. External Appearances

1

p. 33



1. General Descriptions

The SHARP ID240H01, which panel design is SHARP standard, is a 10MB Flash Memory PC Card conforms to PCMCIA Release 2.0 and is offered to customers giving aim to confirm an external shape or electrical performances of the card. Before mass production, we will create a new product name dedicated for a customer and also present a specification which implies customer's request including panel design.

2. Features

2.1 Type 10MB Flash Memory Card

(Conforms to PCMCIA Rel.2.0)

2.2 Memory Capacity

Common Memory 10M words × 8 bits or 5M words × 16 bits

Attribute Memory EEPROM Model 2k words × 8 bits read/write

Note) We have another type of attribute memory as follows.

No EEPROM Model. (5 words × 8 bits read only in card's control circuit)

Sample card name: 1D240H02. Customers can choose one model from two.

2.3 Supply Voltage

Read Cycle $V_{(Y)} = 5 \pm 0.5 \text{ V}, V_{PP1}, V_{PP2} = 0 \sim 1.5 \text{ V}$

Read/Program/Erase Cycle $V_{CC} = 5 \pm 0.5 \text{ V}, V_{PP1}, V_{PP2} = 12.0 \text{ V} \pm 0.6 \text{ V}$

2.4 Erase Unit Block

(64k bytes/byte access, 128k bytes/word access)

2.5 Program/Erase Cycles 100,000 cycles

2.6 Interface Parallel I/O Interface

2.7 Function Table See Function Table in page. 6

2.8 External Dimensions $54 \times 85.6 \times 3.3 \text{ mm}$

2.9 Pin Connections See Pin Connections in page. 4

2.10 Type of Connector Conforms to PCMCIA Re1.2.0 Card Use Connector

(Card connector: JC20-J68S-NB3 JAE or FCN-568J068-G/0 Fujitsu

or ICM-C68S-TS13-5035A JST)

2.11 Average Weight 30g

2.12 Operating Temp Range 0 to 60℃

2.13 Storage Temp Range $-20 \text{ to } 65^{\circ}\text{C}$

2.14 External Appearance External appearance shall be free of any dirt, cratches and abnor-


malities that could adversely affect sales.

2.15 Manufacturer's Code The manufacturer's code shall be printed on the memory card di-

rectly or on the seal which is then attached to the memory card.

2.16 Brand name The use's brand will be used.

2.17 Not designed or rated radiation hardened.



4. Pin Connections

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	18	V_{PP1}	35	GND	52	V_{PP2}
2	D ₃	19	A ₁₆	36	$\overline{\text{CD}}_{i}$	53	A ₂₂
3	D ₄	20	A ₁₅	37	D_{ii}	54	A ₂₃
4	D ₅	21	A ₁₂	38	D ₁₂	55	A ₂₄ (NC)
5	D _o	22	A ₇	39	D_{13}	56	A ₂₅ (NC)
6	D_7	23	A ₆	40	D_{14}	57	NC
7	<u>CE₁</u>	24	A ₅	41	D ₁₅	58	NC
8	A ₁₀	25	A ₄	42	CE ₂	59	NC
9	ŌĒ	26	A ₃	43	NC	60	NC
10	A ₁₁	27	A ₂	44	NC	61	REG
11	A,	28	A ₁	45	NC	62	BVD ₂
12	A ₈	29	A _o	46	A ₁₇	63	BVD ₁
13	A ₁₃	30	D_0	47	A ₁₈	64	D_8
14	A ₁₄	31	D ₁	48	A ₁₉	65	D ₉
15	WE/PGM	32	D ₂	49	A ₂₀	66	D ₁₀
16	RDY/BSY	33	WP	50	A ₂₁	67	$\overline{\text{CD}}_2$
17	V_{cc}	34	GND	51	V_{cc}	68	GND

Pin Descriptions:

D₀~D₇ Data Bus (Input/output)

D₈~D₁₅ Data Bus (Input/output)

 $A_0 \sim A_{23}$ Address Bus (Input)

 \overline{CE}_1 , \overline{CE}_2 Card Enable (Input)

 OE
 Output Enable (Input)

 WE/PGM
 Write Enable/Program (Input)

 $\overline{CD_1}$, $\overline{CD_2}$ Card Detect (Output) (Card Inserted Detection Signal)

WP Write Protect (Output) (in write protect mode, the WP output signal is "HIGH")

V_{PP1} Program/Erase Power Supply (Even Byte)

V_{PP2} Program/Erase Power Supply (Odd Byte)

REG Register Select (Input)

BVD₁, BVD₂ Battery Voltage Detect (Always "HIGH")

RDY/BSY Ready/Busy (Output)

Notes: Pin 55: Address bit 24 and Pin 56: Address bit 25 are no connection.

5. Function

5.1 Memory Block

5.1.1 Memory Configuration

8Mbits Flash Memory × 10 Devices.

5.1.2 Memory Erase Unit

Block Erase


Block:

Byte Mode

64k bytes

Word Mode

128k bytes





5.2 Function Table

<u>Œ</u> ,	CE ₂	A_0	WE	ŌĒ	REG	V_{PP1}	V _{PP2}	V_{cc}	Operation	D_0 - D_7	D ₈ -D ₁₅	Status
Н	Н	×	×	×	Н	V_{PPL}	V_{PPL}	V_{cc}		Hi-Z	Hi-Z	Standby
L	Н	L	Н	L	Н	V_{PPL}	V_{PPL}	V_{cc}	Read (×8)	Do (Even)	Hi-Z	Byte
L	Н	Н	Н	L	Н	V_{PPL}	V_{PPL}	V_{cc}	Read (×8)	Do (Odd)	Hi-Z	Byte
L	L	×	Н	L	Н	V_{PPL}	V_{PPL}	V_{cc}	Read (×16)	Do (Even)	Do (Odd)	Word
Н	L	×	Н	L	Н	$V_{ m PPL}$	V_{PPL}	V_{cc}	Read (×8)	Hi-Z	Do (Odd)	Byte
L	×	×	×	Н	Н	V_{PPL}	V_{PPL}	V_{cc}	Outpu Disable	Hi-Z	Hi-Z	Byte
Н	L	×	×	Н	Н	V_{PPL}	V_{PPL}	V_{cc}	Outpu Disable	Hi-Z	Hi-Z	Byte
L	Н	L	L	Н	Н	V_{PPH}	V_{PPX}	V_{cc}	Program (×8)	Di (Even)	Don't care	Byte
L	Н	Н	L	Н	Н	V_{PPX}	V_{PPH}	V_{cc}	Program (×8)	Di (Odd)	Don't care	Byte
L	L	×	L	Н	Н	V_{PPH}	V_{PPH}	V_{cc}	Program (×16)	Di (Even)	Di (Odd)	Word
Н	L	×	L	Н	Н	V _{PPX}	V_{PPH}	V_{cc}	Program (×8)	Don't care	Di (Odd)	Byte
L	Н	L	Н	L	Н	V_{PPH}	V_{PPX}	V_{cc}	Verify (×8)	Do (Even)	Hi-Z	Byte
L	Н	Н	H	L	Н	V_{PPX}	$V_{\rm PPH}$	V_{cc}	Verify (×8)	Do (Odd)	Hi-Z	Byte
L	L	×	Н	L	Н	$V_{\rm PPH}$	$V_{\rm ppr}$	V_{cc}	Verify (×16)	Do (Even)	Do (Odd)	Word
Н	L	×	Н	L	Н	V_{PPX}	$V_{\rm PPH}$	V_{cc}	Verify (×8)	Hi-Z	Do (Odd)	Byte
L	Н	Н	L	L	H	$V_{\rm PPH}$	V_{PPX}	$V_{\rm cc}$	*1 Prohibited	-		
L	Н	L	L	L	Н	V_{PPX}	$V_{\rm pp_H}$	V_{cc}	*1 Prohibited			
L	L	×	L	L	Н	$V_{\rm PPH}$	$V_{\rm PPH}$	V_{cc}	*1 Prohibited			_
H	L	×	L	L	Н	V_{PPX}	$V_{\rm PPH}$	V_{cc}	*1 Prohibited			

*1. Do not use this mode as it will result in write errors.

Н High : Low

: Don't Care

Di : Input Data

Do : Output Data Hi-Z : High Impedance

 V_{cc} $: 4.5 \sim 5.5 \text{V}$ $V_{PPL} : 0.0 \sim 1.5 V$

 V_{PPH} : 11.4 ~ 12.6V

 $: V_{PPL} \text{ or } V_{PPH}$

Caution: When the write Protect switch is in protect-mode, the WP signal is "HIGH" and write operation are not allowed.

5.3 Software Command (8/16 Bits Operation ():16 Bits Operation)

C	Due Couster	F	irst Bus Cyc	le		Second I	Bus Cycle	
Command	Bus Cycles	Operation	Address	Data	Operation	Address	Data Input	Data Output
Read Array/Reset	1	Write	RA	FFH/ (FFFFH)		_	_	_
Read Intelligent Identifier	3	Write	DA	90H/ (9090H)	Read	IA	_	IID
Read Status Register	2	Write	DA	70H/ (7070H)	Read	DA		SRD
Clear Status Register	1	Write	DA	50H/ (5050H)				_
Erase Setup/Erase Confirm	2	Write	ВА	20H/ (2020H)	Write	ВА	D0H/ (D0D0H)	_
Erase Suspend/Erase Resume	2	Write	BA	B0H/ (B0B0H)	Write	BA	D0H/ (D0D0H)	
Byte Write Setup/Write	2	Write	WA	40H/ (4040H)	Write	WA	WD	_
Alternate Byte Write Setup/Write	2	Write	WA	10H/ (1010H)	Write	WA	WD	_

Note) 1. This Table shows the basic from of Erase, Verify and Program Verify.

Refer Programming Flowchart, Erase Algorithm in detail.

2. Bus operations are defined in function table in page 6.

3. IA: Device Identifier Address IID: Device Identifier Data

			IA		I	ID	
	DA	8Bits (Even Device)	8Bits (Odd Device)	16Bits	Byte (8Bits)	Word (16Bits)	
Manufacturer Code	000000H~1FFFFFH	000000Н	000001H	000000H	89H	8989H	
Device Code	000000H∼1FFFFFH	000002H	000003H	000001H	A2H	A2A2H	

RA : Read Address WA : Write Address WD : Write Data

DA : Device Address (Any Address in device is acceptable.)

BA : Erase Block Address (Erase Size is 64k Bytes.)

SRD: Status Register Data

4. Either 40H (4040H) or 10H (1010H) are recognized by the WSM as the Byte Write Setup Command.

a) Read Array/Reset Command: (FFH/FFFFH)

By writing this command, device. Devices pair become read mode. The device remains enable for reads until the Command User Interface contents are altered.

b) Intelligent Identifier Command: (90H/9090H):

After writing this command into the Command User Interface, a read cycle retrieves the manufacturer Code and device Code. To terminate the Operation, it is necessary to write another valid command into the register.

c) Read Status Register Command: (70H/7070H):

By Writing this command, the Status Register may be read at any time to determine when a byte or block erase operation is complete, and whether that operation completed successfully.

Refer to Status Register definition in page. 9. After writing this command, all subsequent read operations output data from the Status Register, until another valid command is written to the Command User Interface.

d) Clear Status Register Command: (50H/5050H)

Status bits which show error, the Erase Status (SR. 5), Byte Write Status (SR. 4) bits and the V_{PP} Status bit (SR. 3) can be reset by the Clear Status Machine Register Command.

e) Erase Setup/Erase Command: (20H/2020H) (D0H/D0D0H): Erase is executed one block (64kB for 1 device, 128kB for 2 devices) at a time.

This command is functional when $V_{PP} = V_{PPH}$ and an Erase Setup Command is first written to the Command User Interface, followed by the Erase Confirm Command. After that, the device automatically outputs Status Register data when read.

The CPU can detect the completion of the erase event by analyzing the output of the RDY/BSY pin, or the WSM Status bit of the Status Register. When erase is completed, the Erase Status bit should be checked. If erase error is detected, the Status Register should be cleared.

f) Erase Supend/Erase Resume Command: (B0H/B0B0H) / (D0H/D0D0H)

The Erase Suspend command allows block erase interruption in order to read data from another block of memory. The device continues to output Status Register data when read, after the Erase Suspend Command is written. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended. RDY/\overline{BSY} pin will also transition to V_{OH} . At this point, a Read Array Command can be written to the Command User Interface to read data from blocks other than that which is suspended. V_{PP} must remain at V_{PPH} while device is in Erase Suspend.

Erase Resume Command, at which time the WSM will continue with the erase process. The Erase Suspend Status and WSM Status bits of the Status Register will be automatically cleared and RDY/ \overline{BSY} pin will return to V_{OL} . After the Erase Resume is written, the device automatically output Status Register data when read.

g) Byte Write Setup/Write Command: (40H/4040H) or (10H/1010H)

This command is functional when $V_{PP} = V_{PPH}$ and an Byte Write Setup Command is first written to the Command User Interface, followed by a second write specifying the address and data to be written. The WSM then take over, controlling the byte write and write verify algorithms internally. After the two command byte sequence is written to it, the device automatically outputs Status Register data when read. The CPU can detect the completion of the byte write event by analyzing the output of the RDY/ \overline{BSY} pin, or the WSM Status bits of the Status Register.



5.4 Status Register

The memory devices in this card have Status Register which shows state of the device.

Byte Access × 8 Bits

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SR.7	SR.6	SR.5	SR.4	SR.3	SR.2	SR.1	SR.0
WSMS	ESS	ES	BWS	VPPS	RFU	RFU	RFU


Register	Contents
SR.7=Write State Machine Status 1=Ready 0=Busy	When set "1" s, read, erase, data write is acceptable.
SR.6=Erase Suspend Status 1=Erase Suspend 0=Erase In Progress/Completed	Check whether Erase Suspend Command is executed or not.
SR.5=Erase Status 1=Error In Block Erase 0=Successful Block Erase	Set "1" s when fail to Erase. Reset by the Clear Status Register Command.
SR.4=Byte Write Status 1 = Error In Byte Write 0 = Successful Byte Write	Set "1" s when fail to Byte Write. Reset by the Clear Status Register Command.
$SR.3 = V_{PP}$ Status $1 = V_{PP}$ Low Detect : Operation Abort $0 = V_{PP}$ OK	Set "1" s when V _{PP} , which is needed in Byte Write or Erase operation, is below V _{PPH} . Reset by the Clear Status Register Command.
SR.2~SR.0=Reserved for Future Use	

Word Access × 16 bits

bit15							bit8	bit7							bit0
SR.15	SR.14	SR.13	SR.12	SR.11	SR.10	SR.9	SR.8	SR.7	SR.6	SR.5	SR.4	SR.3	SR.2	SR.1	SR.0
			Odd By	e devic	e					Е	ven Bv	te devic	e		


5.5 Programming Flowchart

(Byte Mode)




Note) * 1. Write FFH after the last block write operation to reset the device to Read Array Mode.






Note) * 1. Write FFFFH after the last block write operation to reset the device to Read Array Mode.





Note) *1. Write FFH after the last block erase operation to reset the device to Read Array Mode.





Note) * 1. Write FFFFH after the last block erase operation to reset the device to Read Array Mode.



6. Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V _{cc}	-0.3 to 7.0	V
Input Voltage	V _{IN}	-0.3 to $V_{cc}+0.3$ (Max: 7.0)	V
Output Voltage	V _{out}	-0.3 to $V_{CC} + 0.3$ (Max: 7.0)	V
Operating Temperature	T _{OPR}	0 to +60	C
Storage Temperature	T _{STG}	-20 to + 65	${\mathfrak C}$

7. Recommended Operating Conditions

PARAMETER	SYMBOL	Min.	Max.	UNIT
Operating Temperature	T _{OPR}	0	+60	°C
Supply Voltage	V_{cc}	4.5	5.5	V
Input Voltage High	V _{III}	3.5	$V_{cc} + 0.3$	V
Input Voltage Low	V _{II.}	-0.3	1.5	V

8. Capacitance

PARAMETER	SYMBOL	Min.	TYP	Max.	UNIT	CONDITION
Input Capacitance	C _{IN}	_	17		pF	$V_{cc} = 5V \pm 10\%$
Input/Output Capacitance	C _{io}		17		pF	f=1MHz, Ta=25℃

9. Read Operation

9.1 DC Characteristics

(V_{cc}=4.5~5.5V, Ta=0~60°C)

PAR	AMETER	SYMBOL	Min.	TYP	Max.	UNIT	CONDITION
Operating	High Temperature	V	4.5		5.5	V	
Voltage	Low Temperature	V _{cc}	4.5		3.3	V	
Current	Static Operatin Current	I _{SB}	_	_	2.0	A	X16, Address:
Consumption * 1	Dynamic Operating Current	I_{cc}	_	-	80	mA	PingPong
Innut Valtage	Input Voltage Level High	V _{III}	3.5	_	$V_{cc} + 0.3$	V	$V_{cc} = 4.5 \sim 5.5 V$
Input Voltage	Input Voltage Level Low	V_{1L}	-0.3		1.5	V	ν _{cc} -4.5° -5.5 ν
Innut Current	$A_0 \sim A_{23}, D_0 \sim D_{15}$,	-10		70	A	V-V OV
Input Current	\overline{CE}_1 , \overline{CE}_2 , \overline{OE} , \overline{WE} , \overline{REG}	$\mathbf{I}_{1,i}$	-70		10	μΑ	$V_1 = V_{cc}, 0V$
	High	V	V _{cc} ~0.5				$I_{OH} = -2mA (*^2)$
Output Voltage	IIIgii	V _{oli}	* CC - 0.3			V	$I_{OH} = -2mA (*^{2})$ $I_{OH} = -4 \mu A (*^{3})$
	Low	Vol			0.4		$I_{OL} = 4mA$

PingPong: Scan the target address, with accessing the target and another address alternately.

- *1 (1) Static Operating Current: With the memory card's voltage at 5.5V and the \overline{CE}_1 , \overline{CE}_2 \overline{OE} , \overline{WE} and \overline{REG} signals "HIGH" ($V_{III} = V_{CC} = 0.2V$), A_0 signal "LOW" ($V_{II.} \le 0.2V$) the current consumption is measured with the output open.
 - (2) Dynamic Operating Current: With the memory card's V_{CC} at 5.5V and V_{PP1} = V_{PP2} at 12.6V, current consumption during access is measured with the output open.
 (Access time: 200ns) The current depends on addressing.
- *2 D₀~D₁₅
- *3 BVD₁, BVD₂, RDY/BSY, WP

9.2 AC Characteristics ($V_{CC} = 4.5 \sim 5.5 \text{V}$, $V_{PP} = 0.0 \sim 1.5 \text{V}$, $Ta = 0 \sim 60 ^{\circ}\text{C}$)

Testing Conditions:

1) Input Pulse Level

: 0.8∼3.5V

2) Input Rise/Fall Time

: 10ns

3) Input/Output Timing Reference Level

: 1.5V

4) Output Load

: 1TTL+C_L (100pF) (including scope and jig capacitance)


9.2.1 Read Cycle

 $(V_{CC}=4.5\sim5.5V, V_{PP}=0.0\sim1.5V, Ta=0\sim60°C)$

PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT
Read Cycle Time	t _{AVAV}	t _{cR}	200	-	
Address Access Time	t _{AVQV}	t, (A)		200	1
Card Enable Access Time	t _{ELQV}	t _a (CE)		200	1
Output Enable Access Time	t _{GLQV}	t _a (OE)		100	1
Output Disable Time from CE*	t _{EHQV}	t _{dis} (CE)		90	ns
Output Disable Time from OE *	t _{GHQZ}	t _{dis} (OE)		90	1
Output Enable Time from CE	t _{ELQX}	t _{en} (CE)	5	_	1
Output Enable Time form OE	t _{GLQX}	t _{en} (OE)	5	_	1
Data Valid from Add Change		t _v (A)	0		1


^{*} Time until output becomes floating. (The output voltage is not defined.)

ORead CYCLE (1) ($\overline{CE}_2 = V_{1H}$ Fixed), 8bits Output





- Note) 1. \overline{WE} ="HIGH", during a read cycle.
 - 2. Either "HIGH" or "LOW" in diagonal areas.
 - 3. The output data becomes valid when last interval, t_a (A), t_a (CE) or t_a (CE) have concluded.

ORead Cycle (2) ($\overline{CE}_I = V_{IH}$ Fixed), 8Bits Output



- Note) 1. WE="HIGH", during a read cycle.
 - 2. Either "HIGH" or "LOW" in diagonal areas.
 - 3. The output data becomes valid when last interval, t_a (A), t_a (CE) or t_a (CE) have concluded.





- Note) 1. WE="HIGH", during a read cycle.
 - 2. Either "HIGH" or "LOW" in diagonal areas.
 - 3. Change \overline{CE}_1 and \overline{CE}_2 at the same time.
 - 4. The output data becomes valid when last interval, t_a (A), t_a (CE) or t_a (CE) have concluded.

10. Programming Operation

10.1 DC Characteristics

V)	/ _{cc} =4.5	5~5.5	V, 1	$I_{pp} = 11$.4 ~ 12.	6V,	Ta≕()~60°C)
----	----------------------	-------	------	---------------	-----------------	-----	------	---------

PARAMET	ER	SYMBOL	Min.	Max.	UNIT	CONDITION
, , , , , , , , , , , , , , , , , , ,	Read	V_{PPL}	0	1.5		
V _{PP1} , V _{PP2} operating Voltage	Program	$V_{\rm PPH}$	11.4	12.6	V	
V _{PP1} , V _{PP2} operating	Read	l _{SB2}	_	1.6		Input open
Current (×16 Mode)	Program	I_{pp}	_	20	mA	RMS
V _{cc} operating	Standby	I _{SB1}	_	2		Input open
Current	Program	I_{cc}	_	75		RMS
Innut Voltage		V _{IL}	-0.3	1.5		
Input Voltage		V _{III}	3.5	$V_{cc} + 0.3$	v	
Output Voltage		V _{oL}	_	0.4]	I _{OL} =4mA
During Verify		Von	$V_{cc} = 0.5$	_		$I_{OH} = -2mA$

- Note) 1. Power on V_{CC} before power on V_{CC} , power off V_{CC} after power off V_{PP} .
 - 2. Keep V_{PP} including its overshoot, below 13V.
 - 3. Card insertion or removal while applying $V_{PP}=12V$ may cause a loss of integrity.
 - 4. Do not turn on or turn off during \overline{CE} = "LOW".
 - 5. If V_{IH} goes above $V_{CC}+0.3V$, normal operation is not assured.

10.2 AC Characteristics ($V_{CC} = 4.5 \sim 5.5 \text{V}, V_{PP} = 11.4 \sim 12.6 \text{V}, Ta = 0 \sim 60 ^{\circ}\text{C}$)

Testing Conditions:

1) Input Pulse Level : 0.8~3.5V

2) Input Rise/Fall Time : 10ns : 1.5V

3) Input/Output Timing Reference Level

4) Output Load : 1TTL+C_L (100pF) (including scope and jig capacitance)

10.2.1 Program Cycle

WE Controlled (V	V _{cc} =4.5∼5.5V, V	$_{PP}=1$
------------------	------------------------------	-----------


WE Controlled		$(V_{CC}=4.5\sim5.5V, V_{PP}=11.4\sim12.6V, Ta=$				
PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT	
Write Cycle Time	t _{AVAV}	t _{cW}	200	_		
Address Setup Time	t _{AVWL}	t _{su} (A)	20			
Write Recovery Time	twiiax	t _{rec} (WE)	30			
Data Setup Time for WE	tovwii	t _{su} (D-WEH)	60			
Data Hold Time	twinox	t _h (D)	30			
Write Recovery Before Read	t _{wiiGL}		10]	
Card Enable Setup time for WE	t _{ELWII}	t _{su} (CE-WEH)	140		ns	
Address Setup for WE	t _{avwii}	t _{su} (A-WEH)	140	-	1	
Card Enable Hold Time	twitti	-	15	_]	
Write Pulse Width	t _{wi.wii}	t _w (WE)	120	_		
Write Pulse Width High	t _{wilwi}	tw (WEH)	30	_		
WE High to RDY/BSY Going Low	twiirl			150		
Duration of write operation	t _{whQV1}		4.8		μς	
V _{PP} Setup to WE Going High	t _{vewn}	W #	100			
V _{PP} Hold from Valid SRD, RDY/BSY High	t _{QVVL}		0		ns	

CE Controlled $(V_{CC}=4.5\sim5.5V, V_{PP}=11.4\sim12.6V, Ta=0\sim60^{\circ}C)$


E Controlled $(\mathbf{v}_{CC} = 4.5^{\circ} 5.3 \mathbf{v}, \mathbf{v}_{PP} = 11.4^{\circ} 12.0 \mathbf{v}, \mathbf{1a} = 0^{\circ}$					
PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT
Write Cycle Time	t _{AVAV}	t _{cw}	200		
Address Setup Time	tavel	t _{su} (A)	20	_	
Write Recovery Time	t _{EHAX}	t _{rec} (CE)	30		
Data Setup Time for CE	t _{DVEH}	t _{su} (D-CEH)	60		1
Data Hold Time	t _{endx}	t _h (D)	30	_	
Write Recovery Before Read	t _{EHGL}		10		
Write Enable Setup time for CE	t _{wleh}	t _{su} (WE-CEH)	140		ns
Address Setup for CE	t _{AVEI}	t _{su} (A-CEH)	140		
Write Enable Hold Time	t _{iarwn}		0		
Write Pulse Width	t _{ellen}	t _w (CE)	120	_	
Write Pulse Width High	t _{errea} .	tw (CEH)	30	<u> </u>	
WE High to RDY/BSY Going Low	t _{EHRL}			150	
Duration of write					
operation	t _{enovi}		4.8	_	μs
V _{PF} Setup to WE Going High	t _{vpen}		100		
V _{PP} Hold from Valid SRD, RDY/BSY High	t _{ovvl}		0		ns

1. Set \overline{CE}_1 , \overline{CE}_2 , \overline{OE} and \overline{WE} "HIGH", when V_{PP} changes from V_{PPL} to V_{PPH} or vice versa.









11. Erase Operation

11.1 DC Charactristics

 $(V_{CC}=4.5\sim5.5V, V_{PP}=11.4\sim12.6V, Ta=0\sim60^{\circ}C)$

. I Be emaraem	101100			(100 -110	J.J. 1, 1	pp 11:1 12:01, 14 0 000
PARAME	TER	SYMBOL	Min.	Max.	UNIT	CONDITION
	Read	V _{PPL}	0	1.5		
V _{PP1} , V _{PP2} Operating Voltage	Program	V _{PPHE}	11.4	12.6	V	
	Standby	I_{SB2}		1.6		I/O open
V _{PP1} , V _{PP2} Operating Current (×16 Mode)	Erase	I_{pp}		20	mA	RMS
(~ 10 Mode)	Erase Suspend	I _{PPS}		1.6	1	\overline{CE}_{i} , $\overline{CE}_{2} = V_{iH}$, RMS
V _{CC} Operating	Standby	I _{SB1}		2.0		I/O open
Current	Erase	I _{CCE}		75		RMS
(×16 Mode)	Erase Suspend	I _{CCES}		22		\overline{CE}_1 , $\overline{CE}_2 = V_{1H}$, RMS
Innut Voltage		V _{II.}	-0.3	1.5	v	
Input Voltage		V _{IH}		$V_{cc} + 0.3$]	
Output Voltage		V_{oi}		0.4]	l _{oi.} =4mA
During Verify		V_{OH}	V _{cc} =0.5			$I_{OH} = -2mA$

Note) Power on V_{CC} before power on V_{CC} , power off V_{CC} after power off V_{PP} . Keep V_{PP} including its overshoot, below 13V. Card insertion or removal while applying $V_{PP} = 12V$ may cause a loss of integrity. Do not turn on or turn off during $\overline{CE} = \text{`LOW''}$.

If V_{III} goes above V_{CC} \pm 0.3V, normal operation is not assured.

11.2 AC Characteristics ($V_{CC}=4.5\sim5.5V$, $V_{PP}=11.4\sim12.6V$, $Ta=0\sim60^{\circ}C$)

Testing Conditions:

Input Pulse Level : 0.8~3.5V
 Input Rise/Fall Time : 10ns
 Input/Output Timing Reference Level : 1.5V

4) Output Load : 1TTL+C_L (100pF) (including scope and jig capacitance)

11.2.1 Erase Cycle

 $\overline{\text{WE}}$ Controlled $(V_{cc}=4.5\sim5.5\text{V}, V_{pp}=11.4\sim12.6\text{V}, \text{Ta}=0\sim60^{\circ}\text{C})$

WE Controlled	the second control of					
PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT	
Write Cycle Time	t _{AVAV}	t _{cw}	200	_		
Address Setup Time	t _{AVWL}	t _{su} (A)	20	<u> </u>		
Write Recovery Time	twiiax	t _{rec} (WE)	30			
Data Setup Time for WE	t _{DVWH}	t _{su} (D-WEH)	60			
Data Hold Time	t _{whdx}	$t_h(D)$	30			
Write Recovery Before Read	t _{whGL}		10	_		
Card Enable Setup time for WE	t _{ELWII}	t _{su} (CE-WEH)	140	_	ns	
Address Setup for WE	t _{AVWII}	t _{su} (A-WEH)	140		1	
Card Enable Hold Time	twien		15]	
Write Pulse Width	twLwH	t _w (WE)	120	_		
Write Pulse Width High	t _{wirwi}	tw (WEH)	30		1	
WE High to RDY/BSY Going Low	t _{wiirl}			150		
Duration of Erase operation	t _{wHQV2}		0.3		s	
V _{PP} Setup to WE Going High	t _{vpwii}	· ·	100	_		
V _{PP} Hold from Valid SRD, RDY/BSY High	t _{OVVL}		0	T —	ns	


	_	
CE	Contorol	lled


 $(V_{CC}=4.5\sim5.5V, V_{PP}=11.4\sim12.6V, Ta=0\sim60^{\circ}C)$

		() (C 115 - 515 - 1)			<u>.</u>
PARAMETER	SYMBOL	SYMBOL (JEIDA)	Min.	Max.	UNIT
Write Cycle Time	t _{AVAV}	t _{ew}	200	_	
Address Setup Time	t _{AVEL}	t _{su} (A)	20	_	
Write Recovery Time	tenax	t _{rec} (CE)	30	_	
Data Setup Time for CE	toven	t _{su} (D-CEH)	60		
Data Hold Time	t _{EHDX}	t _h (D)	30		
Write Recovery Before Read	t _{EHGL}		10		
Write Enable Setup time for \overline{CE}	twien	t _{su} (WE-CEH)	140	_	ns
Address Setup for CE	t _{AVEII}	t _{su} (A-CEH)	140		
Write Enable Hold Time	tenwn		0		
Write Pulse Width	t _{ELEH}	tw (CE)	120		
Write Pulse Width High	t _{ener}	tw (CEH)	30	_	
WE High to RDY/BSY Going Low	tenrl			150	
Duration of Erase					
operation	t _{EHQV2}		0.3		S
V _{PP} Setup to WE Going High	t _{vren}		100		
V _{PP} Hold from Valid SRD, RDY/BSY High	t _{QVVL}		0		ns

^{1.} Set \overline{CE}_1 , \overline{CE}_2 , \overline{OE} and \overline{WE} "HIGH", when V_{PP} changes from V_{PPL} to V_{PPH} or vice versa.








12. Block Erase and Data Write Characteristics

 $(V_{CC}=4.5\sim5.5V, V_{PP}=11.4\sim12.6V, Ta=0\sim60°C)$

PARAMETER	Min.	Тур.	Max.	UNIT
Block Pair Erase Time		1.0	. 10	
Block Pair Write Time		0.4	2.1	S

13. Voltage Timing (Ta=25℃)



PARAMETER	SYMBOL	Min.	Max.	UNIT
CE Setup Time	t _{su} (CE)	4.0	_	ms
CE Recovery Time	t _{rec} (CE)	1.0	_	μs
V _{cc} Falling Time	t _{pf}	3.0	300	ms

- Note)
 1. When V_{CC} (4.5~5.5V) is applied to the memory card and you are inserting or removing the card, \overline{CE}_1 , \overline{CE}_2 should both be high-impedance. At such a time, other signal line should also be himpedance. After inserting the memory card, do not access it during the \overline{CE} setup time (minimum of 4ms).
 - (During this time, neither \overline{CE}_1 nor \overline{CE}_2 = "LOW".)
 - 2. When V_{CC} is turn on, if the condition (for example, V_{CC} rising time, etc) is not sufficient to as specified, it is possible that device's Status Register is not cleared or device not becomes to Read Array Mode. To prevent these, it is recommended that using software command, reset the Status Register or set the device to Read Array Mode.

ex.

Reset the Status Register 50H (5050H)
Set to Read Array Mode FFH (FFFFH)



14. Attribute Memory

The attribute memory holds the attribute information of the card such as the type of card, bit configuration, speed and so on.

EEPROM Model

Card has 2k bytes of EEPROM attribute memory. To read the attribute memory, set REG = "LOW" and perform a read with the same access timming as common memory read.

For this operation, access time is 300ns maximum. To allow 2k bytes of attribute memory, even addresses from 0 to 4096 are reserved. Since only the even-numbered bytes are used, reading odd-numbered bytes will result in invalid data.

Note) We have another type of attribute memory as follows,

No EEPROM Model. (Model no. ID240H02: 5 bytes device informations in even address 0 to 8, read only in card's control circuit, with the same access timming as common memory read)

14.1 Attribute Memory Read/Write Function Chart

$\overline{CE_i}$	$\overline{CE_2}$	Α ₀	WE	ŌĒ	REG	MODE	D ₀ ~D ₇	$D_8 \sim D_{15}$	STAATUS
Н	Н	X	X	X	X		High-Z	High-Z	Standby
L	Н	L	Н	L	L	Read (×8)	D ₀ (even byte)	High-Z	Byte Access
L	Н	Н	Н	L	L		High-Z	High-Z	Standby
L	L	Χ	Н	L	L	Read (×8)	D ₀ (even byte)	High-Z	Byte Access
Н	L	X	Н	L	L		High-Z	High-Z	Standby
L	H	L	L	Н	L	Write (×8)	D ₁ (even byte)	$\times \times \times$	Byte Access
L	Н	H	L	Н	L		×××	×××	Standby
L	L	X	L	Н	L	Write (×8)	D ₁ (even byte)	×××	Byte Access
Н	L	X	L	Н	L		×××	×××	Standby
L	х	X	н	L	L	Attribute Memory Address 0∼8	D ₀	High-Z	Byte Access

H: High

L:Low

X : High/Low not applicable

Di: Input Data

Do: Output Data

Hi-Z: High Impedance

×××: Don't Care

Notes: 1) When the write protect switch is in protect-mode, the WP output signal is "HIGH" and write operations (including attribute memory) are not allowed.

2) A₀-A₁₁ are attribute memory address. Addresses after A₁₂ are not decoded, so care should be taken.

14.2 AC Characteristics ($V_{CC}=4.5V\sim5.5V$, $Ta=0\sim60^{\circ}C$)

Testing Conditions

1) Input Pulse Level

: 0.8~3.5V

2) Input Rise/Fall Time

: 10ns

3) Input/Output Timing Reference Level

: 1.5V

4) Output Load Capacitance

: ITTL+C_{1.} (100pF)


(including scope and jig capacitance)

14.3 Attribute Memory Read Cycle

$(V_{cc}=4.5\sim5.5V, Ta=0\sim6)$	ďС)
-----------------------------------	----	---

PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT
Read Cycle Time	t _{CR}	t _{cR}	300		
Address Access Time	t _{ACC}	t _a (A)		300	
Card Enable Access Time	t _{CE}	t _a (CE)	_	300	
Output Enable Access Time	t _{OE}	t, (OE)		150	
Output Disable Time from CE		t _{dis} (CE)	_	100	ns
Output Disable Time from OE	t _{DF}	t _{dis} (OE)		100	
Output Enable Time from CE		t _{en} (CE)	5		
Output Enable Time from OE		t _{en} (OE)	5	_	
Data Valid from Add Change	t _{OII}	t _v (A)	0	_	

OAttribute Memory Read Cycle



Note: 1. To read attribute memory, \overline{REG} = "LOW", \overline{WE} = "HIGH" and either \overline{CE}_2 = "LOW" or else \overline{CE}_2 = "HIGH" and A_0 = "LOW".

2. The output data becomes valid when last interval, t_a (A), t_a (CE)or t_a (OE)have concluded.

14.4 Attribute Memory Write Cycle

WE Controlled

(V_{CC}=4.5V~5.5V, Ta=0~60°C)

PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT
Write Cycle Time	t _{wc}	t _{cW}	10		ms
Write Pulse Width	t _{WP}	t _w (WE)	180		
Address Setup Time	t _{AS}	t _{su} (A)	10]
Data Setup Time for WE	t _{DS}	t _{su} (D-WEH)	100		1
Card Enable Setup Time	t _{CES}	t _{su} (CE)	0	_	
Output Enable Setup Time	toes	t _{su} (OE-WE)	45		ns
Address Hold Time	t _{AH}		260		
Write Hold Time	t _{CH}		0	_]
Output Enable Hold Time	t _{oen}		70	_	
WE HIGH Hold Time	twen		9.9		ms
Data Hold Time	t _{DH}	t _h (D)	80		ns


CE Controlled

 $(V_{CC}=4.5V\sim5.5V, Ta=0\sim60°C)$


PARAMETER	SYMBOL	SYMBOL (PCMCIA)	Min.	Max.	UNIT
Write Cycle Time	t _{wc}	t _{cW}	10		ms
Write Pulse Width	twp	t _w (CE)	210		
Address Setup Time	t _{AS}	t _{su} (A)	10		
Data Setup Time for CE	t _{DS}	t _{su} (D-CEH)	100	_	1
Write Enable Setup Time	twis	t _{su} (WE)	0]
Output Enable Setup Time	t _{oes}	t _{su} (OE-CE)	45	_	ns
Address Hold Time	t _{All}		260	_	
Write Hold Time	t _{wii}		0]
Output Enable Hold Time	t _{oen}		70]
CE HIGH Hold Time	t _{cen}		9.9		ms
Data Hold Time	t _{DH}	$t_h(D)$	80		ns



OAttribute Memory Write Cycle (WE Controlled)



OAttribute Memory Write Cycle (CE Controlled)



Note: 1. To write attribute memory, \overline{REG} = "LOW" and either \overline{CE}_2 = "LOW" or else \overline{CE}_2 = "HIGH" and A_0 = "LOW"


15. Specification Changes

Specifications may be changed upon discussion and agreement between both parties.

16. Othes Precautions

0	Permanent damage occures if the memory card is stressed beyond Absolute Maximum Ratings. Operation beyond
	the Recommended Operating Conditions is not recommended and extended exposure beyond the Recommended
	Operating Conditions may affect device reliability.
0	Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory

- O Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory card.
- Avoid allowing the memory card connectors to come in contact with metals and avoid touching the connectors, as the internal circuits can be damaged by static electricity.
- O Avoid storing in direct sunlight, high temperatures (do not place near heaters or radiators), high humidity and dusty areas.
- O Avoid subjecting the memory card to strong physical abuse. Dropping, bending, smashing or throwing the card can result in loss of function.
- O When the memory card is not being used, return it to its protective case.
- O Do not allow the memory card to come in contact with fire.





, "



19. EXTERNAL APPEARANCES

CONNECTOR SIDE





Labeling position

FRONT PANEL


Part No	PA-R1-FF-045
Back Ground	DIC No. 290 Ver. 1
"IC" Text	DIC No. 906 Ver. 5
Other Characters AMEMORY CARD FLASH MEMORY	
1 OMB Sharp	
Design	Refer to above figure

Frame Part No: FR-R1-10 Color : Black

BACK PANEL

Part No	PA-R1-FR-001
Back Ground	DIC No. 290 Ver. 1
Text	Colorless
Characters On label	Black
Design	Refer to above figure

Label Size and Denotations



APPLICABLE		SCALE.	UNIT	æ				
HODEL	I D240H01			Δ				
		1/1	m m	CH. DA	TE	REVISE		CHARGE
THICKNESS	DEFFERNCE	MATERIAL	FINISH			D240	H O 1	
				NAME	EXT	TENAL	APPEAR	ANCES
DATE	1998. 7. 6	1			1		-	
Ī	Note La	SYSTEM HO	DULE BUSINESS P. T				<u> </u>	
() June days		INTEGRATE	D CIRCUITS BROUP					
$\mathbf{\nu}$	K.	SHARP	CORPORATION	DRAWING	NO.	IIMC	203-F	7100

