

## 64Mx72 1 Bank Registered DDR SDRAM Module

#### **Features**

- 184-Pin Registered 8-Byte Dual In-Line Memory Module
- 64Mx72 Double Data Rate (DDR) SDRAM DIMM (64M x 4 SDRAMs)
- · Performance:

|                  |                    |     | PC200 |     | PC266B |     |  |
|------------------|--------------------|-----|-------|-----|--------|-----|--|
| DIMM CAS Latency |                    | 3   | 3.5   | 3   | 3.5    |     |  |
| $f_{CK}$         | Clock Frequency    | 100 | 125   | 125 | 133    | MHz |  |
| $t_{CK}$         | Clock Cycle        | 10  | 8.0   | 8.0 | 7.5    | ns  |  |
| $f_{DQ}$         | DQ Burst Frequency | 200 | 250   | 250 | 266    | MHz |  |

- Intended for 100MHz and 133MHz applications
- Inputs and outputs are SSTL-2 compatible
- $V_{DD} = 2.5 \text{Volt} \pm 0.2$ ,  $V_{DDQ} = 2.5 \text{Volt} \pm 0.2$
- Single Pulsed RAS interface
- SDRAMs have four internal banks for concurrent operation
- · Module has one physical bank
- · Serial Presence Detect

- Bi-directional data strobe with one clock cycle preamble and one-half clock post-amble
- · Differential clock inputs
- Data is read or written on both clock edges
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
  - DIMM CAS Latency: 3, 3.5
  - Burst Type: Sequential or Interleave
  - Burst Length: 2, 4, 8
  - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- Power Down Mode
- 13/11/2 Addressing (row/column/bank)
- 7.8 μs Max. Average Periodic Refresh Interval
- Card size: 5.25" x 0.157" x 1.70"
- · Gold contacts
- SDRAMs in 66-pin TSOP-II Package

## **Description**

This Registered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM) is organized as a one-bank high-speed memory array. The 64Mx72 is a single-bank DIMM that uses eighteen 64Mx4 DDR SDRAMs in 400 mil TSOP packages. This DIMM achieves high-speed data transfer rates of up to 266MHz.

The DIMM is intended for use in applications operating from 100MHz to 133MHz clock speeds with data rates of 200 to 266 MHz. All control and address signals are re-driven through registers to the DDR SDRAM devices. The control and address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge.

A phase-locked loop (PLL) on the DIMM is used to re-drive the differential clock signals to both the DDR SDRAM devices and the registers, thus minimizing system clock loading. Clock enable (CKE0) controls all devices on the DIMM.

Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst type/length/operation type must

be programmed into the DIMM by address inputs A0-A12 using the mode register set cycle. The DIMM CAS latency exceeds the SDRAM device spec by one clock due to the address and control signals being clocked to the SDRAM devices.


These DIMMs are manufactured using raw cards developed for broad industry use by IBM as 'reference designs'. The use of these common design files will minimize electrical variation between suppliers.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The last 128 bytes are available to the customer.

All IBM 184 DDR SDRAM DIMMs provide a highperformance, flexible 8-byte interface in a 5.25" long space-saving footprint.



## **Card Outline**



# **Pin Description**

| CK0, CK0          | Differential Clock Inputs      | DQ0 - DQ63         | Data Input/Output                           |
|-------------------|--------------------------------|--------------------|---|
| CKE0              | Clock Enable                   | CB0 - CB7          | Check Bit Data Input/Output                 |
| RAS               | Row Address Strobe             | DQS0-DQS17         | Bidirectional data strobes                  |
| CAS               | Column Address Strobe          | V <sub>DD</sub>    | Power (2.5V)                                |
| WE                | Write Enable                   | $V_{DDQ}$          | Supply voltage for DQs (2.5V)               |
| <u>\$0</u>        | Chip Select                    | $V_{SS}$           | Ground                                      |
| A0 - A9, A11, A12 | Address Inputs                 | NC                 | No Connect                                  |
| A10/AP            | Address Input/Autoprecharge    | SCL                | Serial Presence Detect Clock Input          |
| BA0, BA1          | SDRAM Bank Address Inputs      | SDA                | Serial Presence Detect Data Input/Output    |
| RESET             | Reset pin                      | SA0-SA2            | Serial Presence Detect Address Inputs       |
| $V_{REF}$         | Ref. Voltage for SSTL_2 inputs | V <sub>DDSPD</sub> | Serial EEPROM positive power supply (2.5 V) |



# 184-Pin DDR SDRAM DIMM Pin Assignments


| Pin # | x72 ECC | Pin#  | x72 ECC            | Pin # | x72 ECC | Pin # | x72 ECC  |
|-------|---------|-------|--------------------|-------|---------|-------|----------|
| 1     | VREF    | 48    | A0                 | 93    | VSS     | 140   | DQS17    |
| 2     | DQ0     | 49    | CB2                | 94    | DQ4     | 141   | A10      |
| 3     | VSS     | 50    | VSS                | 95    | DQ5     | 142   | CB6      |
| 4     | DQ1     | 51    | CB3                | 96    | VDDQ    | 143   | VDDQ     |
| 5     | DQS0    | 52    | BA1                | 97    | DSQ9    | 144   | CB7      |
| 6     | DQ2     | UZ    | KEY                | 98    | DQ6     | 177   | KEY      |
| 7     | VDD     | 53    | DQ32               | 99    | DQ7     | 145   | VSS      |
| 8     | DQ3     | 54    | VDDQ               | 100   | VSS     | 146   | DQ36     |
| 9     | NC      | 55    | DQ33               | 101   | NC      | 147   | DQ37     |
| 10    | RESET   | 56    | DQS4               | 102   | NC      | 148   | VDD      |
| 11    | VSS     | 57    | DQ34               | 103   | NC      | 149   | DQS13    |
| 12    | DQ8     | 58    | VSS                | 104   | VDDQ    | 150   | DQ38     |
| 13    | DQ9     | 59    | BA0                | 105   | DQ12    | 151   | DQ39     |
| 14    | DQS1    | 60    | DQ35               | 106   | DQ13    | 152   | VSS      |
| 15    | VDDQ    | 61    | DQ33               | 107   | DQS10   | 153   | DQ44     |
| 16    | NC      | 62    | VDDQ               | 108   | VDD     | 154   | RAS      |
| 17    | NC      | 63    | WE                 | 109   | DQ14    | 155   | DQ45     |
| 18    | VSS     | 64    | DQ41               | 110   | DQ15    | 156   | VDDQ     |
| 19    | DQ10    | 65    | CAS                | 111   | NC      | 157   | SO       |
| 20    | DQ11    | 66    | VSS                | 112   | VDDQ    | 158   | NC       |
| 21    | CKE0    | 67    | DQS5               | 113   | BA2     | 159   | DQS14    |
| 22    | VDDQ    | 68    | DQ42               | 114   | DQ20    | 160   | VSS      |
| 23    | DQ16    | 69    | DQ43               | 115   | A12     | 161   | DQ46     |
| 24    | DQ17    | 70    | VDD                | 116   | VSS     | 162   | DQ47     |
| 25    | DQS2    | 71    | NC                 | 117   | DQ21    | 163   | NC       |
| 26    | VSS     | 72    | DQ48               | 118   | A11     | 164   | VDDQ     |
| 27    | A9      | 73    | DQ49               | 119   | DQS11   | 165   | DQ52     |
| 28    | DQ18    | 74    | VSS                | 120   | VDD     | 166   | DQ53     |
| 29    | A7      | 75    | NC                 | 121   | DQ22    | 167   | NC       |
| 30    | VDDQ    | 76    | NC                 | 122   | A8      | 168   | VDD      |
| 31    | DQ19    | 77    | VDDQ               | 123   | DQ23    | 169   | DQS15    |
| 32    | A5      | 78    | DQS6               | 124   | VSS     | 170   | DQ54     |
| 33    | DQ24    | 79    | DQ50               | 125   | A6      | 171   | DQ55     |
| 34    | VSS     | 80    | DQ51               | 126   | DQ28    | 172   | VDDQ     |
| 35    | DQ25    | 81    | VSS                | 127   | DQ29    | 173   | NC       |
| 36    | DQS3    | 82    | VDDID              | 128   | VDDQ    | 174   | DQ60     |
| 37    | A4      | 83    | DQ56               | 129   | DQS12   | 175   | DQ61     |
| 38    | VDD     | 84    | DQ57               | 130   | A3      | 176   | VSS      |
| 39    | DQ26    | 85    | VDD                | 131   | DQ30    | 177   | DQS16    |
| 40    | DQ27    | 86    | DQS7               | 132   | VSS     | 178   | DQ62     |
| 41    | A2      | 87    | DQ58               | 133   | DQ31    | 179   | DQ62     |
| 42    | VSS     | 88    | DQ59               | 134   | CB4     | 180   | VDDQ     |
| 43    | A1      | 89    | VSS                | 135   | CB5     | 181   | SA0      |
| 44    | CB0     | 90    | NC                 | 136   | VDDQ    | 182   | SA1      |
| 45    | CB0     | 91    | SDA                | 137   | CK0     | 183   | SA1      |
| 46    | VDD     | 92    | SCL                | 138   | CK0     | 184   | VDDSPD   |
| 47    | DQS8    | JZ    | OOL                | 139   | VSS     | 104   | 4 1000 D |
| 71    | מעטט    | NIC N | lo Connect; NU = N |       |         | П     |          |

## **Ordering Information**

| Part Number           | Organization | Speed  | SDRAM<br>CAS<br>Latency | Leads | Dimension             | Power V <sub>DD</sub> /V <sub>DDQ</sub> |
|-----------------------|--------------|--------|-------------------------|-------|-----------------------|---|
| IBM16M64734BGA - 10HT | 64Mx72       | PC200  | 2                       | Cold  | E 05" v 4 7" v 0 467" | 2 E 1//2 E 1/                           |
| IBM16M64734BGA - 8ET  | 04IVIX72     | PC266B | 2.5                     | Gold  | 5.25" x 1.7" x 0.167" | 2.5 V/2.5 V                             |



## x72 ECC DDR Registered SDRAM DIMM Block Diagram (1 Bank, x4 DDR SDRAMs)





# **Input/Output Functional Description**

| Symbol                       | Type          | Polarity                           | Function  |
|------------------------------|---------------|------------------------------------|---|
| CK0                          | (SSTL)        | Positive<br>Edge                   | The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR SDRAM addr/cntl inputs are sampled on the rising edge of their associated clocks.  |
| СКО                          | (SSTL)        | Negative<br>Edge                   | The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.  |
| CKE0                         | (SSTL)        | Active<br>High                     | Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.  |
| <u>\$0</u>                   | (SSTL)        | Active<br>Low                      | Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.  |
| RAS, CAS, WE                 | (SSTL)        | Active<br>Low                      | When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.   |
| $V_{REF}$                    | Supply        |                                    | Reference voltage for SSTL-2 inputs   |
| $V_{DDQ}$                    | Supply        |                                    | Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity   |
| BA0,1                        | (SSTL)        | _                                  | Selects which SDRAM bank of four is activated.  |
| A0 - A9, A11,<br>A12, A10/AP | (SSTL)        | _                                  | During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is elected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled.  During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, BA0 and BA1 are used to define which bank to precharge. |
| DQ0 - DQ63,<br>CB0 - CB7     | (SSTL)        | _                                  | Data and Check Bit Input/Output pins. Check bits are only applicable on the x72 DIMM configurations.  |
| $V_{DD}$ , $V_{SS}$          | Supply        |                                    | Power and ground for the DDR SDRAM input buffers and core logic   |
| DQS0-DQS17                   | (SSTL)        | Negative<br>and Posi-<br>tive Edge | Data strobe for input and output data   |
| RESET                        | (LVC-<br>MOS) | Active<br>Low                      | Asynchronously forces all register outputs low when RESET is low. This signal can be used during power up to ensure CKE0/1 are low and SDRAM DQS are Hi-Z.  |
| SA0 - 2                      |               | _                                  | These signals are tied at the system planar to either $V_{SS}$ or $V_{DD}$ to configure the serial SPD EEPROM address range.  |
| SDA                          |               | _                                  | This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to $V_{\rm DD}$ to act as a pullup.   |
| SCL                          |               | _                                  | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to $V_{DD}$ to act as a pullup.   |
| V <sub>DDSPD</sub>           | Supply        |                                    | Serial EEPROM positive power supply.  |



## Serial Presence Detect (Part 1 of 2)

| Byte # | Description   |        | SPD Entry Value                            | Serial PD Data Entry (Hexadecimal) | Notes |
|--------|---|--------|--|------------------------------------|-------|
| 0      | Number of Serial PD Bytes Written during Production                   | on     | 128  | 80                                 |       |
| 1      | Total number of bytes in Serial PD Device                             |        | 256  | 08                                 |       |
| 2      | Fundamental Memory Type   |        | SDRAM DDR                                  | 07                                 |       |
| 3      | Number of Row Addresses on Assembly                                   |        | 13   | 0D                                 |       |
| 4      | Number of Column Addresses on Assembly                                |        | 11   | 0B                                 |       |
| 5      | Number of Physical Banks on DIMM                                      |        | 1  | 01                                 |       |
| 5      | Number of Physical Banks on Dilvivi                                   |        | 2  | 02                                 |       |
| 6-7    | Data Width of Assembly  |        | x72  | 4800                               |       |
| 8      | Voltage Interface Level of this Assembly                              |        | SSTL 2.5V                                  | 04                                 |       |
| 9      | SDRAM Device Cycle Time at Maximum CL                                 | PC200  | 8.0ns                                      | 80                                 | 4     |
| 9      | (CLX = 2.5)   | PC266B | 7.5ns                                      |                                    | 1     |
| 10     | SDRAM Device Access Time from Clock at                                | PC200  | 0.8ns                                      | 80                                 |       |
| 10     | CL=2.5  | PC266B | 0.75ns                                     |                                    |       |
| 11     | DIMM Configuration Type   | 64Mx72 | ECC  | 02                                 |       |
| 12     | Refresh Rate/Type   |        |  | 82                                 |       |
| 13     | Primary SDRAM Device Width  |        | x4   | 04                                 |       |
| 14     | Error Checking SDRAM Device Width                                     | •      |  | 04                                 |       |
| 15     | SDRAM Device Attributes: Minimum Clock Delay,<br>Random Column Access |        | 1 Clock                                    | 01                                 |       |
| 16     | SDRAM Device Attributes: Burst Lengths Supporte                       | d      | 2, 4, 8                                    | 0E                                 |       |
| 17     | SDRAM Device Attributes: Number of Device Bank                        | S      | 4  | 04                                 |       |
| 18     | SDRAM Device Attributes: CAS Latency                                  |        | 2, 2.5                                     | 0C                                 |       |
| 19     | SDRAM Device Attributes: CS Latency                                   |        | 0  | 01                                 |       |
| 20     | SDRAM Device Attributes: WE Latency                                   |        | 1  | 02                                 |       |
| 21     | SDRAM Module Attributes   |        | Registered with PLL,<br>Differential clock | 26                                 |       |
| 22     | SDRAM Device Attributes: General                                      |        | $V_{DD} \pm 0.2V$                          | 00                                 |       |
|        |   | PC200  | 10.0ns                                     | A0                                 |       |
| 23     | Minimum Clock Cycle at CLX-0.5 (CL = 2)                               | PC266B | 8.0ns                                      | 80                                 | 1     |
| 24     | Maximum Data Access Time (t <sub>AC</sub> ) from Clock at             | PC200  | ± 0.8ns                                    | 80                                 |       |
|        | CLX-0.5 (CL = 2)  | PC266B | ± 0.75ns                                   | 75                                 |       |
| 25     | Minimum Clock Cycle Time at CLX-1 (CL = 1.5)                          |        | N/A  | 00                                 |       |
| 26     | Maximum Data Access Time ( $t_{AC}$ ) from Clock at CL (CL = 1.5)     | -X-1   | N/A  | 00                                 |       |
| 27     | Minimum Row Precharge Time (t <sub>RP</sub> )                         |        | 20.0ns                                     | 50                                 |       |
| 28     | Minimum Row Active to Row Active Delay (t <sub>RRD</sub> )            |        | 15.0ns                                     | 3C                                 |       |
| 29     | Minimum RAS to CAS Delay (t <sub>RCD</sub> )                          |        | 20.0ns                                     | 50                                 |       |

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

<sup>2.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>3. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.

<sup>4.</sup> rr = ASCII coded revision code byte "R".

<sup>5.</sup> ww = Binary coded decimal week code, 01-52 (Decimal) '01-34 (Hex).

<sup>6.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex).

<sup>7.</sup> ss = Serial number data byte, 00-FF (Hex).

<sup>8.</sup> Setup and hold values assume a 1 Volt/ns slew rate.



## Serial Presence Detect (Part 2 of 2)

| Byte #      | Description  |        | SPD Entry Value               | Serial PD Data Entry<br>(Hexadecimal)   | Notes |  |
|-------------|--|--------|-------------------------------|---|-------|--|
| 30          | Minimum Active to Precharge Time (t <sub>RAS</sub> ) | PC200  | 50.0ns                        | 32  |       |  |
| 30          | William Active to Frecharge Time (IRAS)              | PC266B | 45.0ns                        | 2D  |       |  |
| 31          | Module Bank Density - 64Mx72                         |        | 512MB                         | 80  |       |  |
| 32          | Address and Command Catus Time haters Clask          | PC200  | 1.2ns                         | C0  |       |  |
| 32          | Address and Command Setup Time before Clock          | PC266B | 1.0ns                         | A0  |       |  |
| 20          | Address and Common dillold Time offer Clash          | PC200  | 1.2ns                         | C0  |       |  |
| 33          | Address and Command Hold Time after Clock            | PC266B | 1.0ns                         | A0  |       |  |
| 24          | Data/Data Marsh Janut Catum Times hafana Clash       | PC200  | 0.6ns                         | 60  | 8     |  |
| 34          | Data/Data Mask Input Setup Time before Clock         | PC266B | 1.0ns                         | A0  |       |  |
| 0.5         | Data /Data Marah Janat Halid Tirana aftar Olari      | PC200  | 0.6ns                         | 60  |       |  |
| 35          | Data/Data Mask Input Hold Time after Clock           | PC266B | 1.0ns                         | (Hexadecimal)  32 2D 80 C0 A0 C0 A0 C0 A0 60 A0 60 A0 60 A0 00 00 cc A4000000000000000000000000 | 1     |  |
| 36-61       | Reserved   |        | Undefined                     | 00  |       |  |
| 62          | SPD Revision   |        | 0                             | 00  |       |  |
| 63          | Checksum for Bytes 0 - 62                            |        | Checksum Data                 | CC  | 2     |  |
| 64-71       | Manufacturers' JEDEC ID Code                         |        | IBM                           | A400000000000000  |       |  |
| 72          | Madula Manufasturian Landina                         |        | Toronto, Canada               | 91  |       |  |
| 12          | Module Manufacturing Location                        |        | Vimercate, Italy              | 53  |       |  |
| 70.00       | Maddle Bart New Los                                  | PC200  | ASCII '16M64734BG"R"<br>-10HT | 31364D36343733344247rr<br>2D313048542020  | 0.4   |  |
| 73-90       | Module Part Number                                   | PC266B | ASCII '16M64734BG"R"<br>-8ET  | 31364D36343733344247rr<br>2D384554202020  | 3, 4  |  |
| 91-92       | Module Revision Code                                 |        | "R" plus ASCII blank          | rr20  | 4     |  |
| 93-94       | Module Manufacturing Date                            |        | Year/Week Code                | yyww  | 5, 6  |  |
| 95-98       | Module Serial Number                                 |        | Serial Number                 | SSSSSSS   | 7     |  |
| 99-<br>127  | Reserved   |        | Undefined                     | 00  |       |  |
| 128-<br>255 | Open for Customer Use                                |        | Undefined                     | 00  |       |  |

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

<sup>2.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>3. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.

<sup>4.</sup> rr = ASCII coded revision code byte "R".

<sup>5.</sup> ww = Binary coded decimal week code, 01-52 (Decimal) '01-34 (Hex).

<sup>6.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex).

<sup>7.</sup> ss = Serial number data byte, 00-FF (Hex).

<sup>8.</sup> Setup and hold values assume a 1 Volt/ns slew rate.



# **Absolute Maximum Ratings**

| Symbol                             | Parameter  |                     | Rating                         | Units |
|------------------------------------|--|---------------------|--------------------------------|-------|
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on I/O pins relative to V <sub>SS</sub>                |                     | -0.5 to V <sub>DDQ</sub> + 0.5 | V     |
| V                                  | V <sub>IN</sub> Voltage on Inputs relative to V <sub>SS</sub>  | SDRAM<br>device     | -0.5 to +2.7                   | V     |
| V <sub>IN</sub>                    | Voltage on inputs relative to VSS                              | Serial PD<br>device | -0.3 to +6.5                   | V     |
| $V_{DD}$                           | Voltage on $V_{DD}$ supply relative to $V_{SS}$                |                     | -0.5 to +2.7                   | V     |
| $V_{DDQ}$                          | Voltage on V <sub>DDQ</sub> supply relative to V <sub>SS</sub> |                     | -0.5 to +2.7                   | V     |
| V <sub>DDSPD</sub>                 | Voltage on $V_{DDSPD}$ supply relative to $V_{SS}$             |                     | -0.3 to +5.5                   | V     |
| T <sub>A</sub>                     | Operating Temperature (Ambient)                                |                     | 0 to +70                       | °C    |
| T <sub>STG</sub>                   | Storage Temperature (Plastic)                                  |                     | -55 to +150                    | °C    |
| $P_{D}$                            | Power Dissipation  |                     | TBD                            | W     |
| I <sub>OUT</sub>                   | Short Circuit Output Current                                   |                     | 50                             | mA    |

**Note:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# Capacitance

| Parameter   | Symbol           | Max. | Units | Notes |
|---|------------------|------|-------|-------|
| Input Capacitance: CK0, CK0                                 | C <sub>I1</sub>  | 7    | pF    | 1     |
| Input Capacitance: A0-A12, BA0, BA1, WE, RAS, CAS, CKE0, SO | C <sub>I2</sub>  | 7    | pF    | 1     |
| Input Capacitance: RESET                                    | C <sub>I3</sub>  | 7    | pF    | 1     |
| Input Capacitance: SA0-SA2, SCL                             | C <sub>I4</sub>  | 9    | pF    | 1     |
| Input/Output Capacitance: DQ0-63, DQS0-17, CB0-7            | C <sub>IO1</sub> | 10   | pF    | 1, 2  |
| Input/Output Capacitance: SDA                               | C <sub>IO2</sub> | 11   | pF    |       |

V<sub>DDQ</sub> = V<sub>DD</sub> = 2.5V 0.2V, f = 100MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> (DC) = V<sub>DDQ/2</sub>, VOUT (Peak to Peak) = 0.2V.
 DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



## **Electrical Characteristics and DC Operating Conditions**

 $(0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}; \text{V}_{\text{DDQ}} = 2.5\text{V} \pm 0.2\text{V}, \text{V}_{\text{DD}} = +2.5\text{V} \pm 0.2\text{V}, \text{see AC Characteristics})$ 

| Symbol               | Parameter   |                            | Min                     | Max                     | Units | Notes |
|----------------------|---|----------------------------|-------------------------|-------------------------|-------|-------|
| $V_{DD}$             | Supply Voltage  |                            | 2.3                     | 2.7                     | V     | 1     |
| $V_{DDQ}$            | I/O Supply Voltage  |                            | 2.3                     | 2.7                     | V     | 1     |
| $V_{SS}$ , $V_{SSQ}$ | Supply Voltage I/O Supply Voltage   |                            | 0                       | 0                       | V     |       |
| $V_{REF}$            | /O Reference Voltage  |                            | 1.15                    | 1.35                    | V     | 1, 2  |
| $V_{TT}$             | I/O Termination Voltage (System)  |                            | V <sub>REF</sub> – 0.04 | V <sub>REF</sub> + 0.04 | V     | 1, 3  |
| $V_{\rm DDSPD}$      | Supply Voltage<br>SPD Supply Voltage  |                            | 2.3                     | 2.7                     | V     |       |
|                      |   | DQ0-63, CB0-7,<br>DQS0-17  | V <sub>REF</sub> + 0.15 | V <sub>DDQ</sub> + 0.3  |       |       |
| $V_{\text{IH(DC)}}$  | Input High (Logic1) Voltage   | Address and control inputs | V <sub>REF</sub> + 0.18 | V <sub>DDQ</sub> + 0.3  | V     | 1     |
|                      |   | RESET                      | 1.7                     | V <sub>DDQ</sub> + 0.3  |       |       |
|                      |   | DQ0-63, CB0-7,<br>DQS0-17  | - 0.3                   | V <sub>REF</sub> – 0.15 | V     |       |
| $V_{\text{IL}(DC)}$  | Input Low (Logic0) Voltage  | Address and control inputs | -0.3                    | V <sub>REF</sub> – 0.18 |       | 1     |
|                      |   | RESET                      | - 0.3                   | 0.8                     |       |       |
| V <sub>IN(DC)</sub>  | Input Voltage Level, CK and CK Inputs   |                            | - 0.3                   | V <sub>DDQ</sub> + 0.3  | V     | 1     |
| $V_{ID(DC)}$         | Input Differential Voltage, CK and CK Inputs                                    |                            | 0.36                    | V <sub>DDQ</sub> + 0.6  | V     | 1, 4  |
|                      | Input Leakage Current   | Address and control inputs | - 5                     | 5                       |       |       |
| I <sub>I</sub>       | Any input $0V \le V_{IN} \le V_{DD}$<br>(All other pins not under test = $0V$ ) | DQ0-63, CB0-7,<br>DQS0-17  | -5                      | 5                       | μΑ    | 1     |
|                      |   | CK and CK                  | <b>– 10</b>             | 10                      |       |       |
| I <sub>OZ</sub>      | Output Leakage Current  | DQ0-63, CB0-7,<br>DQS0-17  | -5                      | 5                       | μΑ    | 1     |
| 32                   | (DQs are disabled; $0V \le V_{out} \le V_{DDQ}$                                 | SDA                        | <b>–</b> 1              | 1                       |       |       |
| I <sub>OH</sub>      | Output High Current (V <sub>OUT</sub> = 1.95V)                                  |                            | - 15.2                  |                         | mA    | 1     |
| I <sub>OL</sub>      | Output Low Current (V <sub>OUT</sub> = 0.35V)                                   |                            | 15.2                    |                         | mA    | 1     |

Inputs are not recognized as valid until V<sub>REF</sub> stabilizes.
 V<sub>REF</sub> is expected to be equal to 0.5 V<sub>DDQ</sub> of the transmitting device, and to track variations in the DC level of the same. Peak-topeak noise on  $V_{\mbox{\scriptsize REF}}$  may not exceed  $\,$  2% of the DC value.

<sup>3.</sup>  $V_{TT}$  is not applied directly to the DIMM.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$ and must track variations in the DC level of V<sub>REF</sub>

<sup>4.</sup>  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ .




#### **AC Characteristics**

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to V<sub>SS</sub>.
- Tests for AC timing, I<sub>DD</sub>, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub> to V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>REF</sub> (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub> unless otherwise specified.
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

## **AC Output Load Circuit Diagram**



## **AC Operating Conditions** (0 $^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70 \,^{\circ}\text{C}$ ; $\text{V}_{\text{DDQ}} = 2.5 \text{V} \pm 0.2 \text{V}$ ; $\text{V}_{\text{DD}} = 2.5 \text{V} \pm 0.2 \text{V}$ , See AC Characteristics)

| Symbol              | Parameter/Condition                                |                            | Min                           | Max                           | Unit | Notes   |
|---------------------|--|----------------------------|-------------------------------|-------------------------------|------|---------|
| V                   | Input High /Logio 1) Voltago                       | DQ0-63, CB0-7,<br>DQS0-17  | V <sub>REF</sub> + 0.31       |                               | V    | 1, 2    |
| V <sub>IH(AC)</sub> | Input High (Logic 1) Voltage.                      | Address and control inputs | V <sub>REF</sub> + 0.35       |                               |      |         |
| W                   | V Lead Lead (Lead O) Valle as                      | DQ0-63, CB0-7,<br>DQS0-17  |                               | V <sub>REF</sub> – 0.31       | V    | 1, 2    |
| V <sub>IL(AC)</sub> | Input Low (Logic 0) Voltage.                       | Address and control inputs |                               | V <sub>REF</sub> – 0.35       |      |         |
| V <sub>ID(AC)</sub> | Input Differential Voltage, CK and CK Inputs       |                            | 0.7                           | V <sub>DDQ</sub> + 0.6        | V    | 1, 2, 3 |
| V <sub>IX(AC)</sub> | Input Differential Pair Cross Point Voltage, CK ar | nd CK Inputs               | (0.5*V <sub>DDQ</sub> ) – 0.2 | (0.5*V <sub>DDQ</sub> ) + 0.2 | V    | 1, 2, 4 |
| f <sub>SSC</sub>    | SSC modulation frequency                           |                            | 30                            | 50                            | KHz  |         |
| $\Delta_{SSC}$      |  |                            | 0                             | 50                            | %    |         |

- 1. Input slew rate = 1V/ns.
- 2. Inputs are not recognized as valid until  $V_{\mbox{\scriptsize REF}}$  stabilizes.
- 3.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ .
- 4. The value of V<sub>IX</sub> is expected to equal 0.5\*V<sub>DDQ</sub> of the transmitting device and must track variations in the DC level of the same.



# **Operating, Standby, and Refresh Currents** (0 $^{\circ}$ C $\leq$ T<sub>A</sub> $\leq$ 70 $^{\circ}$ C; $V_{DDQ}$ = 2.5V $\pm$ 0.2V; $V_{DD}$ = 2.5V $\pm$ 0.2V, See AC Characteristics)

| Symbol            | Parameter/Condition  | mA  | Unit | Notes   |
|-------------------|--|-----|------|---------|
| I <sub>DD0</sub>  | <b>Operating Current</b> : one bank; active / precharge; $t_{RC} = t_{RC\ MIN}$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle   | TBD | mA   | 1, 2    |
| I <sub>DD1</sub>  | <b>Operating Current</b> : one bank; active / read / precharge; Burst = 2; $t_{RC}$ = $t_{RC\ MIN}$ ; CL = 2.5; $t_{CK}$ = $t_{CK\ MIN}$ ; $t_{OUT}$ = 0mA; address and control inputs changing once per clock cycle   | TBD | mA   | 1, 2    |
| I <sub>DD2P</sub> | <b>Precharge Power-Down Standby Current</b> : all banks idle; power-down mode; $CKE \le V_{IL\ MAX}$ ; $t_{CK} = t_{CK\ MIN}$  | TBD | mA   | 1, 2    |
| I <sub>DD2N</sub> | $ \label{eq:likelihood}                                   $  | TBD | mA   | 1, 2    |
| I <sub>DD3P</sub> | <b>Active Power-Down Standby Current</b> : one bank active; power-down mode; CKE $\leq$ V <sub>IL MAX</sub> ; $t_{CK}$ = $t_{CK MIN}$  | TBD | mA   | 1, 2    |
| I <sub>DD3N</sub> | <b>Active Standby Current</b> : one bank; active / precharge; $\overline{CS} \ge V_{IH\ MIN}$ ; CKE $\ge V_{IH\ MIN}$ ; $t_{RC} = t_{RAS\ MAX}$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | TBD | mA   | 1, 2    |
| I <sub>DD4R</sub> | <b>Operating Current:</b> one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; $CL = 2.5$ ; $C_{CK} = C_{CK  MIN}$ ; $C_{OUT} = 0$ mA  | TBD | mA   | 1, 2    |
| I <sub>DD4W</sub> | <b>Operating Current</b> : one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; $CL = 2.5$ ; $C_{CK} = C_{CK  MIN}$  | TBD | mA   | 1, 2    |
| I <sub>DD5</sub>  | Auto-Refresh Current: t <sub>RC</sub> = t <sub>RFC MIN</sub>   | TBD | mA   | 1, 2    |
| I <sub>DD6</sub>  | Self-Refresh Current: CKE ≤ 0.2V   | TBD | mA   | 1, 2, 3 |

<sup>1.</sup>  $\ensuremath{I_{DD}}$  specifications are tested after the device is properly initialized.

<sup>2.</sup> Input slew rate = 1V/ns.

<sup>3.</sup> Enables on-chip refresh and address counters.



#### **Electrical Characteristics & AC Timing**

(0 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C; V<sub>DDQ</sub> = 2.5V  $\pm$  0.2V; V<sub>DD</sub> = 2.5V  $\pm$  0.2V, See AC Characteristics) (Part 1 of 3)

| Symbol             | Parameter                                   |               | PC2    | 266B   | PC:                                  | 200             | Unit            | Notes         |
|--------------------|---|---------------|--------|--------|--------------------------------------|-----------------|-----------------|---------------|
| Symbol             | Faiametei                                   | nameter       | Min    | Max    | Min                                  | Max             | Offic           | NOIGS         |
| t <sub>AC</sub>    | DQ output access time from CK/CK            |               | - 0.75 | + 0.75 | - 0.8                                | + 0.8           | ns              | 1-4, 9        |
| t <sub>DQSCK</sub> | DQS output access time from CK/CK           |               | - 0.75 | + 0.75 | - 0.8                                | + 0.8           | ns              | 1-4, 9        |
| t <sub>CH</sub>    | CK high-level width                         |               | 0.40   | 0.60   | 0.40                                 | 0.60            | t <sub>CK</sub> | 1, 2          |
| t <sub>CL</sub>    | CK low-level width                          |               | 0.40   | 0.60   | 0.40                                 | 0.60            | t <sub>CK</sub> | 1, 2          |
| t <sub>CK</sub>    | Clask avalatima                             | DIMM CL = 3.5 | 7.5    | 15     | 8                                    | 15              | ns              | 1, 2          |
| t <sub>CK</sub>    | Clock cycle time                            | DIMM CL = 3.0 | 8      | 15     | 10                                   | 15              | ns              | 1, 2          |
| t <sub>DH</sub>    | DQ and DM input hold time (to DQS)          |               | 0.5    |        | 0.6                                  |                 | ns              | 1, 3          |
| t <sub>DS</sub>    | DQ and DM input setup time (to DQS)         |               | 0.5    |        | 0.6                                  |                 | ns              | 1, 3          |
| t <sub>DIPW</sub>  | DQ and DM input pulse width (each input)    |               |        |        | 2                                    |                 | ns              | 1, 3          |
| t <sub>HZ</sub>    | Data-out high-impedance time from CK/CK     |               | - 0.75 | + 0.75 | - 0.8                                | + 0.8           | ns              | 1-4, 5,<br>9  |
| t <sub>LZ</sub>    | Data-out low-impedance time from CK/        | CK            | - 0.75 | + 0.75 | - 0.8                                | + 0.8           | ns              | 1-4, 5,<br>9  |
| t <sub>DQSQ</sub>  | DQS-DQ skew (DQS & associated DQ            | signals)      |        | + 0.5  |                                      | + 0.6           | ns              | 1, 3, 4       |
| t <sub>DQSQA</sub> | DQS-DQ skew (DQS & all DQ signals)          |               |        | + 0.5  |                                      | + 0.6           | ns              | 1, 3, 4       |
| t <sub>QH</sub>    | Data output hold from DQS output valid time |               |        |        | t <sub>CH/CL</sub><br>(Min)<br>75 ns |                 | ns              | 1, 3, 4       |
| t <sub>DQSS</sub>  | Write command to first DQS latching tra     | 0.75          | 1.25   | 0.75   | 1.25                                 | t <sub>CK</sub> | 1, 2, 3,<br>9   |               |
| $t_{DQSL,H}$       | DQS input low (high) pulse width (write     | 0.35          |        | 0.35   |                                      | t <sub>CK</sub> | 1, 3            |               |
| t <sub>DSS</sub>   | DQS falling edge to CK setup time (writ     | e cycle)      | 0.2    |        | 0.2                                  |                 | t <sub>CK</sub> | 1, 2, 3,<br>9 |

- 1. Input slew rate = 1V/ns
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF.</sub>
- 3. Inputs are not recognized as valid until V<sub>RFF</sub> stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V<sub>TT</sub>.
- 5. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. This parameter is specified at the SDRAM. For system-level timing analysis, the on-DIMM clock skew must be included in addition to the SDRAM timing parameter (0.20ns).
- 10. This command is specified at the SDRAM. For system-level timing analysis simulation of the DIMM design file is highly recommended. This simulation will take into account DIMM adders to the specified values.
- 11. This parameter is specified at the register input receiver and includes DIMM-related timing adjustments. Simulation with the DIMM design file is highly recommended.
- 12. The time from asynchronous switching of RESET from low to high until the registers are stable and ready to accept an input signal.
- 13. The time in which the system must maintain valid levels on the clocks and address and control signals after the RESET low has been applied.



#### **Electrical Characteristics & AC Timing**

(0 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C; V<sub>DDQ</sub> = 2.5V  $\pm$  0.2V; V<sub>DD</sub> = 2.5V  $\pm$  0.2V, See AC Characteristics) (Part 2 of 3)

| Symbol             | Parameter  |                                  | PC      | 266B | PC      | 200  | Unit            | Notes            |
|--------------------|--|----------------------------------|---------|------|---------|------|-----------------|------------------|
| Symbol             | Parameter  | Min                              | Max     | Min  | Max     | Unit |                 |                  |
| t <sub>DSH</sub>   | DQS falling edge hold time from CK (wri            | ite cycle)                       | 0.2     |      | 0.2     |      | t <sub>CK</sub> | 1, 2, 3,<br>9    |
| $t_{MRD}$          | Mode register set command cycle time               |                                  | 15      |      | 16      |      | ns              | 1, 2, 3          |
| t <sub>WPRES</sub> | Write preamble setup time                          |                                  | 0       |      | 0       |      | ns              | 1, 2, 3,<br>7, 9 |
| $t_{WPST}$         | Write postamble                                    |                                  | 0.40    | 0.60 | 0.40    | 0.60 | t <sub>CK</sub> | 1, 3, 6          |
| t <sub>WPRE</sub>  | Write preamble                                     |                                  | 0.25    |      | 0.25    |      | t <sub>CK</sub> | 1, 3             |
| t                  | Address and control input hold time                | Input slew rate<br>≥1 V/ns       | 0.95    |      | 0.95    |      | ns              | 11               |
| t <sub>IH</sub>    |  | Input slew rate<br>≥0.5, <1 V/ns | 1.1     |      | 1.1     |      |                 |                  |
| t                  | Address and control input setup time               | Input slew rate<br>≥1 V/ns       | 0.95    |      | 0.95    |      | ns              | 11               |
| t <sub>IS</sub>    |  | Input slew rate ≥0.5, <1 V/ns    | 1.1     |      | 1.1     |      |                 |                  |
| t <sub>ACT</sub>   | Register activation time                           |                                  | 22      | -    | 22      | _    | ns              | 12               |
| t <sub>INACT</sub> | Register deactivation time                         |                                  | 22      | -    | 22      | -    | ns              | 13               |
| t <sub>RPRE</sub>  | Read preamble                                      |                                  | 0.9     | 1.1  | 0.9     | 1.1  | t <sub>CK</sub> | 1, 3             |
| t <sub>RPST</sub>  | Read postamble                                     |                                  | 0.40    | 0.60 | 0.40    | 0.60 | t <sub>CK</sub> | 1, 3             |
| t <sub>RAS</sub>   | Active to Precharge command                        | 45                               | 120,000 | 50   | 120,000 | ns   | 1, 2, 3         |                  |
| $t_{RC}$           | Active to Active/Auto-refresh command              | 65                               |         | 70   |         | ns   | 1, 2, 3         |                  |
| t <sub>RFC</sub>   | Auto-refresh to Active/Auto-refresh command period |                                  |         |      | 80      |      | ns              | 1, 2, 3          |
| t <sub>RCD</sub>   | Active to Read or Write delay                      |                                  |         |      | 20      |      | ns              | 1, 2, 3          |
| t <sub>RP</sub>    | Precharge command period                           | Precharge command period         |         |      | 20      |      | ns              | 1, 2, 3          |

- 1. Input slew rate = 1V/ns
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>RFF</sub>
- 3. Inputs are not recognized as valid until  $V_{\mbox{\scriptsize REF}}$  stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V<sub>TT</sub>.
- 5. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. This parameter is specified at the SDRAM. For system-level timing analysis, the on-DIMM clock skew must be included in addition to the SDRAM timing parameter (0.20ns).
- 10. This command is specified at the SDRAM. For system-level timing analysis simulation of the DIMM design file is highly recommended. This simulation will take into account DIMM adders to the specified values.
- 11. This parameter is specified at the register input receiver and includes DIMM-related timing adjustments. Simulation with the DIMM design file is highly recommended.
- 12. The time from asynchronous switching of RESET from low to high until the registers are stable and ready to accept an input signal.
- 13. The time in which the system must maintain valid levels on the clocks and address and control signals after the RESET low has been applied.

Page 14 of 23



#### **Electrical Characteristics & AC Timing**

(0 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C; V<sub>DDQ</sub> = 2.5V  $\pm$  0.2V; V<sub>DD</sub> = 2.5V  $\pm$  0.2V, See AC Characteristics) (Part 3 of 3)

| Symbol            | Parameter                                      | PC2 | :66B | PC200 |     | Unit            | Notes   |
|-------------------|--|-----|------|-------|-----|-----------------|---------|
| Symbol            | Falanielei                                     | Min | Max  | Min   | Max | Offic           | Notes   |
| t <sub>RRD</sub>  | Active bank A to Active bank B command         | 15  |      | 15    |     | ns              | 1, 2, 3 |
| t <sub>WR</sub>   | Write recovery time                            | 15  |      | 15    |     | ns              | 1, 2, 3 |
| t <sub>DAL</sub>  | Auto precharge write recovery + precharge time | 35  |      | 35    |     | ns              | 1, 2, 3 |
| t <sub>WTR</sub>  | Internal write to read command delay           | 1   |      | 1     |     | t <sub>CK</sub> | 1, 3    |
| t <sub>XSNR</sub> | Exit self-refresh to non-read command          | 75  |      | 80    |     | ns              | 1, 3    |
| t <sub>XSRD</sub> | Exit self-refresh to read command              | 200 |      | 200   |     | t <sub>CK</sub> | 1, 3    |
| t <sub>REFI</sub> | Average Periodic Refresh Interval              |     | 7.8  |       | 7.8 | μs              | 1, 3, 8 |


- 1. Input slew rate = 1V/ns
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF.</sub>
- 3. Inputs are not recognized as valid until  $V_{\mbox{\scriptsize REF}}$  stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V<sub>TT</sub>.
- 5. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. This parameter is specified at the SDRAM. For system-level timing analysis, the on-DIMM clock skew must be included in addition to the SDRAM timing parameter (0.20ns).
- 10. This command is specified at the SDRAM. For system-level timing analysis simulation of the DIMM design file is highly recommended. This simulation will take into account DIMM adders to the specified values.
- 11. This parameter is specified at the register input receiver and includes DIMM-related timing adjustments. Simulation with the DIMM design file is highly recommended.
- 12. The time from asynchronous switching of RESET from low to high until the registers are stable and ready to accept an input signal.
- 13. The time in which the system must maintain valid levels on the clocks and address and control signals after the RESET low has been applied.



#### Wiring and Topology

This section contains the information needed to understand the timing relationships presented in the AC Characteristics section. Because the system designer must measure all signals at the first receiving device (SDRAM DQ pin for data, register input pin for address and controls, and PLL check input pin for clock), the following pages provide detailed information on these inputs. In some cases DIMM timing adjustments are listed in the specifications, and in some cases it is recommended that the customer determine this information via simulation. This section enables the customer to understand the device pinouts on the DIMM, the net structures, and the loading associated with these devices. For detailed timing analysis, contact an IBM Marketing Representative for simulation models. System-level modeling is strongly recommended to determine delay adders of the entire net structure in the customer's application.

## Pin Assignments for the 256 Mb DDR SDRAM Planar Component (top view)






The table below describes the DQ and CB wiring information for each SDRAM on the DIMM. Note that the DQ wiring is different from that described in the Block Diagram.

## **SDRAM Wiring Information**

| DQ SDRAM   | DQ SDRAM   |    |    |    |    |    |    | Devi | ce Pos | sition t | o DIM | M Tab | I/O <sup>1</sup> |     |     |     |     |     |     |
|------------|------------|----|----|----|----|----|----|------|--------|----------|-------|-------|------------------|-----|-----|-----|-----|-----|-----|
| Designator | Pin Number | D0 | D1 | D2 | D3 | D4 | D5 | D6   | D7     | D8       | D9    | D10   | D11              | D12 | D13 | D14 | D15 | D16 | D17 |
| DQ0        | 5          | 3  | 11 | 19 | 27 | 35 | 43 | 51   | 59     | CB3      | 4     | 12    | 20               | 28  | 36  | 44  | 52  | 60  | CB4 |
| DQ1        | 11         | 2  | 10 | 18 | 26 | 34 | 42 | 50   | 58     | CB2      | 5     | 13    | 21               | 29  | 37  | 45  | 53  | 61  | CB5 |
| DQ2        | 56         | 1  | 9  | 17 | 25 | 33 | 41 | 49   | 57     | CB1      | 6     | 14    | 22               | 30  | 38  | 46  | 54  | 62  | CB6 |
| DQ3        | 62         | 0  | 8  | 16 | 24 | 32 | 40 | 48   | 56     | CB0      | 7     | 15    | 23               | 31  | 39  | 47  | 55  | 63  | CB7 |

<sup>1.</sup> These numbers can be associated with the corresponding DIMM tab pin by referencing the DIMM connector pinout on pages 5 and 6 of this document. Example: DQ7 at the DIMM tab (pin 99) is wired to SDRAM device position D9, pin 62.

## Data, CB, DQS, and DM Net Structures



**Note:** Transmission Lines (TL) are represented as cylinders and are labeled with length designators. These are the only lines which represent physical trace segments. For more detailed topology information please refer to the DDR SDRAM Registered DIMM Design Specification.

#### **Trace Lengths for Data Net Structure**

| TL0   |       | Τι    | _1    | То      | Unit  |        |  |
|-------|-------|-------|-------|---------|-------|--------|--|
| Min   | Max   | Min   | Max   | Min Max |       | Offic  |  |
| 0.125 | 0.193 | 0.946 | 1.015 | 1.138   | 1.143 | inches |  |


#### 64Mx72 1 Bank Registered DDR SDRAM Module

The table below describes the input wiring for each clock on the DIMM.

## **Clock Input Wiring**

| CK0, CK0                 | CK1, CK1, CK2, CK2 |
|--------------------------|--------------------|
| PLL CLK input pin 13, 14 | NC                 |

## **Clock Topology**



## **Trace Lengths**

| TL0  | TL1   | R1 [ohms] | Unit   |
|------|-------|-----------|--------|
| 1.00 | 0.066 | 120       | inches |




The table below describes the address and control information for each signal on the DIMM.

## **Register Input Wiring**

| Register Pin Number | Register 1 Signal | Register 2 Signal |
|---------------------|-------------------|-------------------|
| 25                  | NC                | A0                |
| 26                  | NC                | A10               |
| 29                  | CKE0              | BA1               |
| 30                  | A12               | NC                |
| 31                  | A11               | BA0               |
| 32                  | A9                | RAS               |
| 33                  | A7                | WE                |
| 40                  | A8                | NC                |
| 41                  | A5                | NC                |
| 42                  | A6                | NC                |
| 43                  | A4                | NC                |
| 44                  | A3                | CAS               |
| 47                  | A2                | <u>\$0</u>        |
| 48                  | A1                | NC                |

## **Address/Control Signal Net Structure**



## **Trace Lengths**

| Т     | L0    | TI      | Haita |        |
|-------|-------|---------|-------|--------|
| Min   | Max   | Min Max |       | Units  |
| 0.131 | 0.225 | 0.563   | 0.665 | inches |

**Note:** Each signal has one register input load in order to aid in system level timings.


## **Functional Description and Timing Diagrams**

Refer to IBM 256Mb Synchronous DDR DRAM datasheet (Document 29L0011.E36997) for functional description and timing diagrams.

Refer to the IBM Application Note *Power Up and Power Management on DDR RDIMMs* for new DDR DIMM features that facilitate controlled power up and minimize power consumption.



## Layout Drawing for 64Mx72 1 Bank Registered DIMM





## 64Mx72 1 Bank Registered DDR SDRAM Module

**Preliminary** 

# **Revision Log**

| Rev  | Contents of Modification |
|------|--------------------------|
| 3/00 | Initial release.         |



© Copyright International Business Machines Corporation 2000

All Rights Reserved
Printed in the United States of America March 2000

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM IBM Logo

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6351

The IBM home page can be found at http://www.ibm.com

The IBM Microelectronics Division home page can be found at http://www.chips.ibm.com

06K6597.H02812. 3/00