

Frequency Generator & Integrated Buffers for 686 Series CPUs

General Description

The ICS9147-09 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro,AMD or Cyrix processors. Four bidirectional I/O pins (FS0, FS1, FS2, BSEL) are latched at power-on to the functionality table. The Six BUS clocks can be selected as either synchronous at 1/2 CPU speed or asynchronous at 32MHz selected by BSEL latched input. The inputs provide for tristate and test mode conditions to aid in system level testing. These multiplying factors can be customized for specific applications. Glitch-free stop clock controls provided for CPU.

High drive BUS and SDRAM outputs typically provide greater than 1 V/ns slew rate into 30 pF loads. CPU outputs typically provide better than 1V/ns slew rate into 20pF loads while maintaining $50\pm5\%$ duty cycle. The REF clock outputs typically provide better than 0.5V/ns slew rates. Seperate buffer supply pin VDDL allows for nominal 3.3V voltage or reduced voltage swing (from 2.9 to 2.5V) for CPUL (1:2) and IOAPIC outputs.


Features

- Total of 15 CPU speed clocks:
 - Two copies of CPU clock with VDDL (2.5 to 3.3V)
 - Twelve (12) SDRAM (3.3v) plus one CPUH/AGP (3.3V) clocks
- Six copies of BUS clock (synchronous with CPU clock/2 or asynchronous 32 MHz)
- 250ps output skew window for CPU and SDRAM clocks and 500ps window BUS clocks. CPU clocks to BUSclocks skew 1-4ns (CPU early)
- Two copies of Ref. clock @14.31818 MHz (One driven by VDDL as IOAPIC)
- One 48 MHz (3.3 V TTL) for USB support and single 24 MHz.
- Separate VDDL for CPUL (1:2) clock buffers and IOAPIC to allow 2.5V output (or Std. Vdd)
- 3.0V 3.7V supply range w/2.5V compatible outputs
- 48-pin SSOP package

Block Diagram

REF/FS1 osc FS2 48M/FS2 PLL1 **BSEL** 24M/BSEL **IOAPIC VDDL** CPUL (1:2) STOP ES0 ES1 ES2 BSEL CPUH/AGP STOP VDD3 → PH 2 SDRAM(1:4) PD# · VDD3 SDRAM(5:8) CPUSTOP# STOP LOGIC PD# - SDRAM(9:12) /2 BUS (1:5) 32MHz BUS (6)/FS0 FS0 ◀

Pin Configuration



Pentium is a trademark of Intel Corporation

ICS9147-09



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
2	REF	OUT	Reference clock output*
2	FS1	IN	Logic input frequency select Bit1*. Input latched at Poweron.
3, 9, 16, 22, 27, 33, 39, 45	GND	PWR	Ground.
4	X1	IN	Crystal input. Nominally 14.318 MHz. Has internal load cap
5	X2	OUT	Crystal output. Has internal load cap and feedack resistor to X1
41	VDDL	PWR	2.5 or 3.3V buffer power for CPUL and IOAPIC output buffers.
8, 10, 11, 12, 14,	BUS (1:5)	OUT	BUS clock outputs. see select table for frequency
15	BUS6	OUT	BUS clock output. See select table for frequency.*
15	FS0	IN	Logic input frequency select Bit0.*. Input latched at Poweron.
23	CPU_STOP#	IN	Halts CPU Clocks at Logic "0" level when low. Internal Pull-up
24	PD#	IN	Powers down chip, active low. Internal Pull-up
	24M	OUT	24MHz fixed clock.*
47	BSEL	IN	Logic input* for selecting synchronous or asynchronous BUS frequency- see table above. Input latched at Poweron.*
1, 6, 13, 19, 30, 36, 48	VDD3	PWR	3.3 volt core logic and buffer power
17, 18, 20, 21, 28, 29, 31, 32, 34, 35, 37, 38	SDRAM (1:12)	OUT	SDRAM clocks at CPU speed. See select table for frequency.
40	CPUH/AGP	OUT	CPU clock operates at SDRAM VDD level (3.3V nom), for AGP etc.
42, 43	CPUL (1:2)	OUT	CPU clocks .See select table for frequency. Operates at down to 2.5V controlled by VDDL pin.
7, 25, 26	N/C	_	Pins not internally connected.
16	48M	OUT	48 MHz fixed clock output*.
46	FS2	IN	Logic input frequency select Bit 2*. Input latched at Poweron.
44	IOAPIC	OUT	Reference clock (14.318MHz) powered by VDDL, operating 2.5 to 3.3V.

^{*} Bidirectional input/output pins, input logic level determined at internal power-on-reset are latched. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



Functionality with (14.31818 MHz input)

Add	Address Select		CPUL (1:2) CPUH SDRAM (1:12)	BUS (1:6) (MHz)		24M (MHz)	48M (MHz)
FS2	FS1	FS0	(MHz)	BSEL=1 BSEL=0		(MHz)	(MHz)
0	0	0	60	30	32	24	48
0	0	1	66.8	33.4	32	24	48
0	1	0	50	25	32	24	48
0	1	1	55	27.5	32	24	48
1	0	0	75	37.5	32	24	48
1	0	1	68.5	34.3	32	24	48
1	1	0	83.3	41.65	32	24	48
1	1	1	Tristate	Tristate	Tristate	Tristate	Tristate

^{**}Test: is the frequency applied to the X1 input. Can be crystal or tester generated clock overriding crystal at X1 pin.

Clock Enable Configuration

PD#	CPUSTOP#	CPUL (1:2) CPUH	SDRAM (1:12)	BUS (1:6)	24MHz	48MHz	REF
1	1	Running	Running	Running	Running	Running	Running
1	0	Stop Low	Running	Running	Running	Running	Running
0	X	Stop Low	Stop Low	Stop Low	Stop Low	Stop Low	Stop Low

ICS9147-09



Absolute Maximum Ratings

Supply Voltage 7.0 V

Logic Inputs GND-0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature 0°C to +70°C

Storage Temperature -65° C to $+150^{\circ}$ C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics at 3.3V

 $V_{DD} = 3.0 - 3.7 \text{ V}$, $T_A = 0 - 70^{\circ} \text{ C}$ unless otherwise stated

		DC Characteristics				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	VIL	Latched inputs and Fulltime inputs	-	-	0.2Vdd	V
Input High Voltage	Vih	Latched inputs and Fulltime inputs	0.7Vdd	-	-	V
Input Low Current	IIL	Vin = 0V (Fulltime inputs)	-28.0	-10.5	-	μA
Input High Current	Іін	VIN=VDD (Fulltime inputs)	-5.0	-	5.0	μA
Output Low Current	I _{OL1a}	Vol = 0.8V; CPU, SDRAM IOAPIC, REF, BUS; Vdd2 = 3.3V	19.0	30.0	-	mA
	IOL1b	Vol = 0.8V; CPUL, IOAPIC; VDD2 = 2.5V	19.0	30.0		mA
Output High Current	Iон1a	VOH = 2.0V; CPU, SDRAM IOAPIC, REF, BUS; VDD2 = 3.3V	-	-26.0	-16.0	mA
	Іоніь	$V_{OH} = 2.0V$; CPUL, IOAPIC; $V_{DD2} = 2.5V$		-12.5	-9.5	mA
Output Low Current	IOL2	Vol = 0.8V; for fixed 24, 48	16.0	25.0	-	mA
Output High Current	Іон2	Voh = 2.0V; for fixed 24, 48	-	-22.0	-14.0	mA
Output Low Voltage	Vol1a	IOL = 10mA; CPU, SDRAM IOAPIC REF, BUS;VDD2 = 3.3V	-	0.3	0.4	V
	Vol1b	IOL = 10mA; CPUL, IOAPIC; VDD2=2.5V		0.3	0.4	V
Output High Voltage	V _{OH1a}	IOH = -10mA; CPU, SDRAM, IOAPIC, REF, BUS; VDD = 3.3V	2.4	2.8	-	V
	Vohib	Iон = -10mA; CPUL, IOAPIC; VDD2=2.5V	1.95	2.1		V
Output Low Voltage	Vol2	IOL = 8mA; for fixed 24, 48MHz CLKs	-	0.3	0.4	V
Output High Voltage	Vон2	Iон = -8mA; for fixed 24, 48MHz CLKs	2.4	2.8	-	V
Supply Current	Idd	@66.6 MHz; all outputs unloaded	-	120	180	mA
Power Down Current	Ipd	PD#=0	-	5.0	20.0	μA
Pull-up Resistor	Rpu	CPUSTOP#; PD#	20	40	80	Kohms

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Electrical Characteristics at 3.3V

 $V_{DD} = 3.0 - 3.7 \text{ V}$, $T_A = 0 - 70^{\circ} \text{ C}$ unless otherwise stated

AC Characteristics									
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
Rise Time ¹	Tr1	20pF load, 0.8 to 2.0V	_	0.9	1.5	ns			
Rise Time	***	CPU, SDRAM, BUS & REF		0.7	1.5	113			
Fall Time ¹	Tf1	20pF load, 2.0 to 0.8V	_	0.8	1.4	ns			
Tun Time	111	CPU, SDRAM, BUS & REF		0.0	1	113			
Rise Time ¹	Tr3	20pF load, 0.8 to 2.0V	_	0.9	1.5	ns			
Tage Time	113	fixed 20 & 48 clocks		0.5	1.5	113			
Fall Time ¹	Tf3	20pF load, 2.0 to 0.8V	_	1.1	1.5	ns			
	110	fixed 20 & 48 clocks			1.0				
Rise Time ¹	Tr4	20pF load, 0.4 to 2.0V, CPUL with	_	2.0	2.5	ns			
		VDDL = 2.5V			-				
Fall Time ¹	Tf4	20pF load, 2.0 to 0.4V, CPUL with	_	1.6	2.5	ns			
		VDDL = 2.5V							
Duty Cycle ¹	Dt	20pF load @ VOUT=1.4V	47	52	57	%			
, -, -, -		All clocks except 48MHz and REF							
Duty Cycle ¹	DT2	20pF load @ VOUT=1.4V	40	50	60	%			
, ,		48MHz and REF outputs							
		CPU & BUS Clocks; Load=20pF,			150	ps			
Jitter, One Sigma ¹	Tjis1	SDRAM; Load = 30pF, VDDL = 3.3	_	50					
, ,		or 2.5V							
		FOUT=25 MHz, BSEL=1							
	Tiab1	CPU & BUS Clocks; Load=20pF,		-	250	ps			
Jitter, Absolute ¹		SDRAM; Load = 30pF, VDDL = 3.3	-250						
,,]	or 2.5V				1			
True O G	TT:: 0	FOUT≥25 MHz, BSEL=1 Fixed CLK; Load=20pF -		1	2	0/			
Jitter, One Sigma ¹	Tjis2	Fixed CLK; Load=20pF	- -5	2	<u>3</u>	%			
Jitter, Absolute ¹	Tjab2	Fixed CLK; Load=20pF	-3	_	-	%			
Jitter, Cycle to Cycle ¹	Tcc1	CPU Clocks, Load=20pF BSEL=1		-	250	ps			
Jitter, Cycle to Cycle ¹	Tcc2	CPU Clocks, Load=20pF BSEL=1		-	350	ps			
I F	Fi	VDDL=2.5V	12.0	14 210	160	MHz			
Input Frequency ¹ Ratio of nominal to output	<u> </u>	With input driven at 14.31818MHz to	12.0	14.318	16.0	МПZ			
	Fout1	20.0, 48.0MHz	-1	-0.1	+1	ppm			
frequency Logic Input Capacitance ¹	CIN	Logic input pins	_	5		pF			
Crystal Oscillator Capacitance ^{1, 2}	CINX	X1, X2 pins	2	4	6	рF			
Crystai Osciliator Capacitance	CINA	From VDD=1.6V to 1st crossing of		4	0	рг			
Power-on Time ¹	ton	66.6 MHz VDD supply ramp < 40ms	-	2.5 4.5	ms				
	-	CPU to CPU or SDRAM;							
Clock Skew Window ¹	Tsk1	Load=20pF; @1.4V	_	150	250	ne			
Clock Skew Willdow	15K1	(Same VDD)	_	130	250	ps			
		BUS to BUS, SDRAM to SDRAM;				 			
Clock Skew Window ¹	Tsk2	Load=20pF; @1.4V	-	300	500	ps			
	 	CPU to BUS; Load=20pF; @1.4V							
Clock Skew Window ¹	Tsk3	(CPU is early)	1.6	2.1	4.6	ns			
		CPUL to BUS, VDDL=2.5V							
Clock Skew Window ¹	Tsk4	Vth=1.25, CPUL (BUS Vth=1.4V)	0.50	1.50	3.0	ns			
	 	SDRAM, CPUH (@3.3V, Vth=1.4V)							
		to CPUL (@2.5V Vth=1.25V)		600		ps			
Clock Skew Window ¹	Tsk5	Load=20pF	100		850				
		(2.5V CPUL is late)							
	I .	1 (2.3 v CI UL 18 1ate)	l	I	I				

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Shared Pin Operation - Input/Output Pins

Pins 2, 15, 46 and 47 on the ICS9147-09 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).

Test Mode Operation

The ICS9147-09 includes a production test verification mode of operation. This requires that the FS2 and FS1 pins be programmed to a logic high and the FS0 pin be programmed to a logic low(see Shared Pin Operation section). In this mode the device will output the following frequencies.

Pi	Frequency			
REF, I	REF			
48N	REF/2			
24N	REF/4			
CPU, S	REF2			
BUS	REF/4			
BUS	BUS BSEL=0			

Note: REF is the frequency of either the crystal connected between the devices X1 and X2, or, in the case of a device being driven by an external reference clock, the frequency of the reference (or test) clock on the device's X1 pin.




Fig. 1






Fig. 2a





Fig. 2b



Recommended PCB Layout for ICS9147-09




- Connection to VDD plane.
- Connection to GND plane.
- X Connection to System VDD plane

NOTE:

This PCB Layout is based on a 4 layer board with an internal Ground (common) and V_{DD} plane. Placement of components will depend on routing of signal trace. The 0.1uf Capacitors should be placed as close as possible to the Power pins. Placement on the backside of the board is also possible. The Ferrite Beads can be replaced with 10-15ohm Resistors. For best results, use a Fixed Voltage Regulator between the main (board) V_{DD} and the different V_{DD} planes.





SSOP Package

SYMBOL	CO	OMMON DIMENSIONS VARIATIONS D		N				
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016	AD	.720	.725	.730	56
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D		See Variation	1					
Е	.292	.296	.299	1				
e		0.025 BSC						
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	See Variations]				
∞	0°	5°	8°					
X	.085	.093	.100					

Ordering Information

ICS9147F-09

Example:

