

GENERAL DESCRIPTION



The ICS8525 is a low skew, high performance 1-to-4 LVCMOS-to-LVHSTL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8525 has two selectable clock inputs that ac-


cept LVCMOS or LVTTL input levels and translate them to 1.8V LVHSTL levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8525 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- · 4 differential 1.8V LVHSTL outputs
- Selectable LVCMOS / LVTTL clock inputs for redundant and multiple frequency fanout applications
- Maximum output frequency up to 266MHz
- Translates LVCMOS and LVTTL levels to 1.8V LVHSTL levels
- Output skew: 35ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 1.9ns (maximum)
- 3.3V core, 1.8V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8525 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm Package Body G Package Top View

ICS8525 Low Skew, 1-to-4 LVCMOS-to-LVHSTL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1	GND	Power		Power supply ground. Connect to ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
4	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
6	CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
5, 7, 8, 9	nc	Unused		No connect.
10	$V_{_{\mathrm{DD}}}$	Power		Positive supply pin. Connect to 3.3V.
13, 18	$V_{_{\mathrm{DDO}}}$	Power		Output supply pins. Conncect to 1.8V.
11, 12	nQ3, Q3	Output		Differential output pair. LVHSTL interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVHSTL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVHSTL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVHSTL interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}		CLK0, CLK1				4	pF
	Input Capacitance	CLK_EN, CLK_SEL				4	pF
R _{PULLUP}	Input Pullup Resistor				51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor				51		KΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs	Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0 thru Q3	nQ0 thru nQ3
0	0	CLK0	Disabled; LOW	Disabled; HIGH
0	1	CLK1	Disabled; LOW	Disabled; HIGH
1	0	CLK0	Enabled	Enabled
1	1	CLK1	Enabled	Enabled

After CLK_EN switches, the clock ooutputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.




TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Outputs		
CLK0 or CLK1	Q0 thru Q3	nQ0 thru nQ3	
0	LOW	HIGH	
1	HIGH	LOW	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DDO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 73.2^{\circ}\text{C/W (0 Ifpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		1.6	1.8	2.0	V
I _{DD}	Power Supply Current				50	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		CLK0, CLK1		2		3.765	V
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL		2		3.765	V
		CLK0, CLK1		-0.3		1.3	V
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
I _{IH}	Input High Current	CLK0, CLK1, CLK_SEL	$V_{_{DD}}=V_{_{IN}}=3.465V$			150	μΑ
"	parring.r carroin	CLK_EN	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IL}	Input Low Current	CLK0, CLK1, CLK_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
IL .		CLK_EN	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ

Table 4C. LVHSTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		1		1.2	V
V _{OL}	Output Low Voltage; NOTE 1		0		0.4	V
V _{ox}	Output Crossover Voltage		40% x (V _{OH} -V _{OL}) + V _{OL}		60% x (V _{OH} -V _{OL}) + V _{OL}	٧
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.75		1.25	V

NOTE 1: Outputs terminated with 50Ω to GND.

Low Skew, 1-to-4 LVCMOS-to-LVHSTL FANOUT BUFFER

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 266MHz	1.0		1.9	ns
tsk(o)	Output Skew; NOTE 2, 4				35	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150	ps
t _R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t _F	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		45	50	55	%

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the 50% point of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION









Low Skew, 1-to-4 LVCMOS-to-LVHSTL FANOUT BUFFER









Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8525. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8525 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 50mA = 173.25mW
- Power (outputs)_{MAX} = 32mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 x 32mW = 128mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 173.25mW + 128mW = 301.25mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = junction-to-ambient thermal resistance

Pd_total = Total device power dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.301\text{W} * 66.6^{\circ}\text{C/W} = 90.05^{\circ}\text{C}$. This is well below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

 θ_{10} by Velocity (Linear Feet per Minute)

Table 6. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 8.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$\begin{split} & Pd_H = (V_{OH_MAX}/R_L) * (V_{DDO_MAX} - V_{OH_MAX}) \\ & Pd_L = (V_{OL_MAX}/R_L) * (V_{DDO_MAX} - V_{OL_MAX}) \end{split}$$

$$Pd_H = (1.2V/50\Omega) * (2V - 1.2V) = 19.2mW$$

 $Pd_L = (0.4V/50\Omega) * (2V - 0.4V) = 12.8mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 32mW



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}} \text{vs. Air Flow Table}$

$\boldsymbol{\theta}_{_{JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8525 is: 484



PACKAGE OUTLINE - G SUFFIX




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIDOL	MIN	MAX
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

REFERENCE DOCUMENT: JEDEC Publication 95, MO-153



ICS8525 Low Skew, 1-to-4 LVCMOS-to-LVHSTL FANOUT BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8525BG	ICS8525BG	20 lead TSSOP	72 per tube	0°C to 70°C
ICS8525BG-T	ICS8525BG	20 lead TSSOP on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8525 Low Skew, 1-to-4 LVCMOS-to-LVHSTL FANOUT BUFFER

	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
В		3	Updated Figure 1, CLK_EN Timing Diagram.	10/17/01			