

GENERAL DESCRIPTION



The ICS8531-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8531-01 has two selectable clock inputs.


The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output skew and part-to-part skew characteristics make the ICS8531-01 ideal for high performance workstation and server applications.


FEATURES

- 9 differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency up to 500MHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 50ps (maximum)
- · Part-to-part skew: 250ps (maximum)
- Propagation delay: 2ns (maximum)
- · 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP7mm x 7mm x 1.4mm package body **Y package**Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	V _{cc}	Power		Positive supply pin. Connect to 3.3V.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
4	CLK_SEL	Input	Pulldown	Clock Select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK. LVTTL / LVCMOS interface levels.
5	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
6	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
7	$V_{\sf EE}$	Power		Negative supply pin. Connect to ground.
8	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVTTL / LVCMOS interface levels.
9, 16, 17, 24, 25, 32	V _{cco}	Power		Output supply pins. Connect to 3.3V.
10, 11	nQ8, Q8	Output		Differential output pair. LVPECL interface level.
12, 13	nQ7, Q7	Output		Differential output pair. LVPECL interface level.
14, 15	nQ6, Q6	Output		Differential output pair. LVPECL interface level.
18, 19	nQ5, Q5	Output		Differential output pair. LVPECL interface level.
20, 21	nQ4, Q4	Output		Differential output pair. LVPECL interface level.
22, 23	nQ3 Q3	Output		Differential output pair. LVPECL interface level.
26, 27	nQ2, Q2	Output		Differential output pair. LVPECL interface level.
28, 29	nQ1, Q1	Output		Differential output pair. LVPECL interface level.
30, 31	nQ0, Q0	Output		Differential output pair. LVPECL interface level.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	CLK, nCLK, PCLK, nPLCK				4	pF
IIN	In part sapasitans					4	pF
R _{PULLUP}	Input Pullup Resiste	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Res	istor			51		ΚΩ

Low Skew, 1-to-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs	Outputs		
CLK_EN	CLK_SEL	Selected Sourced	Q0 thru Q8	nQ0 thru nQ8
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH
0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1 - CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUTS FUNCTION TABLE

Inj	outs	Out	puts	Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	Q0 thru Q8	nQ0 thru nQ8	input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 8, Figure 9, which discusses wiring the differential input to accept single ended levels.

Low Skew, 1-To-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{CCO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 47.9^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			50	70	mA

Table 4B. LVCMOS DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	CLK_EN, CLK_SEL			2		3.765	V
V _{IL}	CLK_EN, CLK_SEL			-0.3		0.8	V
	Input High Current	CLK_EN	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
'IH	Imput riigir Guireitt	CLK_SEL	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
I _{IL}	Input Low Current	CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
,	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
' _{IH}	Imput High Current	nCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
,	Input Low Current	CLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
I _{IL}	Imput Low Current	nCLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK and nCLK is V_{cc} + 0.3V.

NOTE 2: Common mode input voltage is defined as $V_{\rm in}$.

Low Skew, 1-TO-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

Table 4D. LVPECL DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
' _{IH}	Input High Current	nPCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
,	Input Low Current	PCLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
I _{IL}	Input Low Current	nPCLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.3		1	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		V _{EE} + 1.5		V _{cc}	V
V _{OH}	Output High Voltage; NOTE 3			V _{cco} - 1.4		V _{cco} - 1.0	٧
V _{OL}	Output Low Voltage; NOTE 3			V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Outpu	ıt Voltage Swing		0.6		0.85	V

NOTE 1: Common mode input voltage is defined as V_{H} . NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{cc} + 0.3V. NOTE 3: Outputs terminated with 50 Ω to V_{cco} - 2V.

Table 5. AC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				500	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 250MHz	1		2	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
t _R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t _F	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION










Low Skew, 1-TO-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER












APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 9 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF \simeq V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.





POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8531-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8531-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 70mA = 242.6mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 9 * 30.2mW = 271.8mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 242.6mW + 271.8mW = 514.4mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 $\theta_{1\Delta}$ = junction-to-ambient thermal resistance

Pd_total = Total device power dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used . Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70° C with all outputs switching is: 70° C + 0.514W * 42.1° C/W = 91.6° C. This is well below the limit of 125° C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 32-pin LQFP Forced Convection

0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


θ , by Velocity (Linear Feet per Minute)



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 10.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CCO} - 2V.

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$\begin{split} & Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) \\ & Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{_{L}}] * (V_{CCO_MAX} - V_{OL_MAX}) \end{split}$$

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 1.0V$$
Using $V_{CCO_MAX} = 3.465$, this results in $V_{OH_MAX} = 2.465V$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$
Using $V_{CCO_MAX} = 3.465$, this results in $V_{OL_MAX} = 1.765V$

$$\begin{array}{ll} \text{Pd_H} = & [(2.465\text{V} - (3.465\text{V} - 2\text{V}))/50\Omega] * (3.465\text{V} - 2.465\text{V}) = \textbf{20mW} \\ \text{Pd_L} = & [(1.765\text{V} - (3.465\text{V} - 2\text{V}))/50\Omega] * (3.465\text{V} - 1.765\text{V}) = \textbf{10.2mW} \end{array}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

ICS8531-01 Low Skew, 1-to-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

RELIABILITY INFORMATION

Table 7. $\theta_{\rm JA} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{_{\boldsymbol{\mathsf{JA}}}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8531-01 is: 632



PACKAGE OUTLINE AND DIMENSIONS - Y SUFFIX




TABLE 8. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
		вва					
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM				
N		32					
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.60 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.60 Ref.					
е		0.80 BASIC					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026



ICS8531-01

Low Skew, 1-to-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8531AY-01	ICS8531AY-01	32 Lead LQFP	250 per tray	0°C to 70°C
ICS8531AY-01T	ICS8531AY-01	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8531-01

Low Skew, 1-to-9 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	4A 4C	4	Separated LVCMOS rows into own table. Changed HSTL table to Differential table. Changed $V_{\rm pp}$ value from 0.1 Min. to 0.15 Min. Changed $V_{\rm CMR}$ values from 0.13 Min, 1.3 Max. to 0.5 Min, $V_{\rm CC}$ - 0.85.	
	4D	5	In LVPECL table, changed V _{CMR} values from 0.7 Min, 2.5 Max. to 0.5 Min, V _{CC} - 0.85. Changed V _{OH} values from 1.9 Min., 2.3 Max. to V _{CC} - 1.4 Min., V _{CC} - 1.0 Max. Changed V _{OL} values from 1.2 Min, 1.6 Max. to V _{CC} - 2.0 Min, V _{CC} - 1.7 Max. Changed V _{SWING} values from 0.55 Min. to 0.6 Min.	6/15/01
	5	5	Changed $t_{\rm DH}$ & $t_{\rm PHL}$ rows to $t_{\rm PD}$. Values stayed same. tR and tF values changed from 100 Min, 600 Max. to 300 Min., 700 Max. Changed $t_{\rm DC}$ row to odc. Values stayed same. Deleted $t_{\rm S}$ and $t_{\rm H}$ rows.	
В		1	Changed all V_{DDx} to V_{CCx} . Changed V_{CCO} to equal 3.3V \pm 5% from 1.8V \pm 0.2V. Updated Block Diagram.	6/18/01
В	4C	4	Changed V_{CMR} value from 0.5 Min. to V_{EE} + 0.5 Min.	
	4D	5	Changed V_{PP} values from 0.15 Min, 1.3 Max, to 03. Min, 1 Max. Changed V_{CMR} values from 0.5 Min., V_{CC} - 0.85 Max. to V_{EE} + 1.5 Min., V_{CC} Max.	8/9/01
В		3 6 6, 7	Udated Figure 1, CLK_EN Timing Diagram. Updated Figure 2, Output Load Test Circuit. Revised labels on figures.	11/1/01