Direct Rambus™ Clock Generator

General Description

The ICS9212-02 is a High-speed clock generator providing 400 MHz differential clock source for direct RambusTM memory system. It includes DDLL (Distributed Delay locked loop) and phase detection mechanism to synchronize the direct RambusTM channel clock to an external system clock. ICS9212-02 provides a solution for a broad range of Direct Rambus memory applications. The device works in conjunction with the ICS9250-09.


The ICS9212-02 power management support system turns "off" the Rambus™ channel clock to minimize power consumption for mobile and other power –sensitive applications. In "clock off" mode the device remains "on" while the output is disabled, allowing fast transitions between clock-off and clock –on states. In "power down" mode it completely powers down for minimum power dissipation.

The ICS9212-02 meets the requirements for input frequency tracking when the input frequency clock is using Spread Spectrum clocking and also the optimum bandwidth is maintained while attenuating the jitter of the reference signal.


Features

- Compatible with all Direct RambusTM based IC s
- Up to 400 MHz differential clock source for direct RambusTM memory system
- Cycle to cycle jitter is less than 50ps
- $3.3 \pm 5\%$ supply
- Synchronization flexibility: Supports Systems that need clock domains of Rambus channel to synchronize with system or processor clock, or systems that do not require synchronization of the Rambus clock to another system clock
- Excellent power management support
- REFCLK input is from the ICS9250-09.

Block Diagram



Pin Configuration



24-Pin 150 Mil SSOP

ICS9212-02

Preliminary Product Preview



Pin Descriptions

Pin#	Name	Туре	Description
1	VDDREF	REFV	Reference voltage for refclk, to be connected to CK133
2	REFCLK	IN	Reference clock, to be connected to CK133
3	VDD1	PWR	3.3 V power supply used for PLL
4	GND1	PWR	Ground for PLL
5, 13	GND3	PWR	Ground for control inputs
6,7	PCLK/M, SYNCLK/N	IN	Phase controller input, used to drive a phase aligner that adjusts the phase of the busclk.
8	GND2	PWR	Ground for phase aligner
9	VDD2	PWR	3.3 V power supply used for phase aligner
10	VDDPD	REFV	Reference voltage for phase detector inputs connected to the controller
11	BUSCLK_STOP#	IN	Active low output enable/disable
12	PD#	IN	3.3V CMOS active low power down, the device is powered down when the "(PD#) =0"
14,15	MULTI (0:1)	IN	3.3V CMOS PLL Multiplier select, logic for selecting the multiply ratio for the PLL from the input REFCLK
16	VDD_OUT	PWR	3.3V supply for clock out puts
17	GND_OUT	PWR	Ground for clock outputs
18	BUSCLKC	OUT	Out put clock connected to the Rambus channel. This output is the complement of BUSCLK
19	N/C	N/C	NOT USED
20	BUSCLKT	OUT	Out put clock connected to the Rambus channel. This output is the true component of BUSCLK
21	GND_OUT	PWR	Ground for clock outputs
22	VDD_OUT	PWR	3.3V supply for clock out puts
24, 23	FS(0:1)	IN	3.3V CMOS Mode control, used in selecting bypass, test, normal, and output test (OE)



PLL DIVIDER SELECTION AND PLL VALUES (PLLCLK = REFCLK*A/B)

Mult0	Mult1	Α	В	PLLCLK for REFCLK=50MHz	PLLCLK for REFCLK=66.67MHz
0	0	9	2	225.00	300.02
0	1	6	1	300.00	400.02
1	0	16	3	266.67	355.57
1	1	8	1	400.00	Reserved

BYPASS AND TEST MODE SELECTION

Mode	FS0	FS1	Bypclk (int.)	BusClk	BusClkB
Normal	0	0	Gnd	PAclk	PAclkB
Bypass	1	0	PLLclk	PLLclk	PLLclkB
Test	1	1	Refclk	Refclk	RefclkB

POWER MANAGEMENT MODES

State	PwrDnB	StopB	
NORMAL	1	1	
Clk Off	1	0	
Powerdown	0	Х	

ICS9212-02

Preliminary Product Preview



Absolute Maximum Ratings

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics-input/supply/Outputs

Parameters	Symbol	Min	Max	Unit
Supply Voltage	VDD	3.15	3.45	V
Refclk Input cycle time	t _{CYCLE,IN}	10	40	ns
Input cycle-to-cycle Jitter	t _{J,IN}	-	250	ps
Input Duty cycle over 10k cycles	DCIN	40%	60%	t _{CYCLE}
Input frequency of modulation	F _{m,in}	30	33	KHz
Modulation index	P _{M,IN}	0.25	0.5	%
Phase detector input cycle time at PDclk/M & Synclk/N	t _{CYCLE,PD}	30	100	ns
Initial phase error at phase detector inputs	T _{err,init}	-0.5	0.5	t _{CYCLE,PD}
Phase detector input duty cycle over 10k cycles	D _{CIN,PD}	25%	75%	t _{CYCLE,PD}
Input rise & fall times (measured at 20%-80% of input voltage) for PDCLK/M & SYNCLK/N,&REfCLK	T_{IR} , T_{IF}	D-3V	1	ns
Input capacitance at PDCLK/M,Synclk/N,&REFCLK	$C_{IN,PD}$	\\\ -	7	pF
Input Capacitance matching at PCLK/M & SYNCLK/N	$\Delta C_{\text{IN,PD}}$	-	0.5	pF
Input capacitance at CMOS pins	C _{IN,CMOS}	-	10	pF
Input (CMOS) signal low voltage) V _{IL}	-	0.3	Vdd
Input (CMOS) signal high voltage	V _{IH}	0.7	-	Vdd
REFCLK input low voltage	$V_{IL,R}$	-	0.3	Vddi,R
REFCLK input high voltage	ViH,R	0.7	£ 1	Vddi,R
Input signal low voltage for PD inputs and STOP	V _{IL,PD}	> -	0.3	Vddi,PD
Input signal high voltage for PD inputs and STOP	V _{IH,PD}	0.7	-	Vddi,PD
Input supply referance for REFCLK	$V_{DD,IR}$	1.3	3.3	V
Input supply referance vfor PD inputs	$V_{\rm DDI,PD}$	1.3	3.3	V
Phase detector phase error for distributed loop measured at PDCLK/M & SYNCLK/N(rising	t _{ERR,PD}	-100	100	ps
Cycle cycle time	tcycle	2.5	3.75	ns
Cycle-to-cycle jitter at Busclk/BUSCLKB	ty	-	50	ps
Total jitter over 2,3, or 4clock cycles	()tJ	-	100	ps
Phase aligner, phase step size (BSCLK/BUSCLKB)	t _{STEP}	1	-	ps
PLL out put phase error when tracking SSC	t _{ERR,SSC}	-100	100	ps
Out put crossing-point voltage	V _X	1.3	1.8	V
Output voltage swing	V _{cos}	0.4	0.6	V
Output high voltage	V_{H}	-	2	V
Out put duty cycle over 10k cycle	DC	40%	60%	t _{CYCLE}
Output cycle -to-cycle duty cycle error	t _{DC,ERR}	-	50	ps
Output rise & fall times (measured at 20%-80% of output voltage)	t _{CR} ,t _{CF}	300	500	psd
Difference between rise and fall times on a single device(20%-80%)	t _{CR,CF}	-	100	ps
	•		•	



General Layout Precautions:

- 1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
- 2) Make all power traces and vias as wide as possible to lower inductance.


Capacitor Values:

C3: 100pF ceramic

All unmarked capacitors are 0.01µF ceramic

Connections to VDD:






= Ground Plane Connection

= Power Plane Connection

☐ = Solder Pads





150 mil SSOP

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α	1.35	1.75	.053	.069	
· A1	0.10	0.25	.0040	.010	
A2		1.50		.059	
b	0.20	0.30	.008	.012	
С	0.18	0.25	.007	.010	
D	SEE VARIATIONS		SEE VARIATIONS		
E	5.80	6.20	.228	.244	
E1	3.80	4.00	.150	.157	
е	0.65 BASIC		0.025 BASIC		
L	0.40	1.27	.016	.050	
N_	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	
ZD	SEE VAI	RIATIONS	SEE VARIATIONS		

ZD

(Ref)

0.55

0.23

1.80

1.47

0.84

MIN

189

189

337

337

337

MAX

5.00

5.00

8.75


8.75

8.75

Ordering Information

ICS9212_¥F-02-T

Example:



D mm.

MIN

4.80

4.80

8.55

8.55

8.55

VARIATIONS

Ν

14

16

18

20

24

Prefix

ICS, AV = Standard Device

ZD

(Ref)

.022

.009

.071

.058

.033

D (inch)

MAX

197

197

.344

344