GENERAL DESCRIPTION




The ICS8432I-01 is a general purpose, dual output Crystal-to-3.3V Differential LVPECL High Frequency Synthesizer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8432I-01 has a

selectable TEST_CLK or crystal inputs. The VCO operates at a frequency range of 200MHz to 700MHz. The VCO frequency is programmed in steps equal to the value of the input reference or crystal frequency. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The low phase noise characteristics of the ICS8432I-01 make it an ideal clock source for Gigabit Ethernet, Fiber Channel 1 and 2, and Infiniband applications.


FEATURES

- Dual differential 3.3V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS TEST_CLK
- Output frequency range: 25MHz 700MHz
- Crystal input frequency range: 14MHz 25MHz
- VCO range: 200MHz to 700MHz
- Parallel or serial interface for programming counter and output dividers
- RMS period jitter: 4.5ps (maximum)
- Cycle-to-cycle jitter: 30ps (maximum)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View

ICS8432I-01

700MHz, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 25MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE 1.

The ICS8432I-01 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is fed into the phase detector. A 25MHz crystal provides a 25MHz phase detector reference frequency. The VCO of the PLL operates over a range of 200MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS8432I-01 support two input modes, programmable M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode, the nP_LOAD input is initially LOW. The data on inputs M0 through M8 and N0 and N1 is passed directly to the M divider and N output divider. On the LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. As a result, the M and N bits can be hardwired to set the M divider and N output divider to a specific default state that will automatically occur during power-up. The TEST output is LOW when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$fVCO = fxtal \times M$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 25MHz reference are defined as $8 \le M \le 28$. The frequency out is defined as follows:

$$FOUT = \frac{fVCO}{N} = fxtal \times \frac{M}{N}$$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider and N output divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:




FIGURE 1 - PARALLEL & SERIAL LOAD OPERATIONS

*NOTE: The NULL timing slot must be observed.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	M5	Input	Pullup	
2, 3, 4, 28, 29, 30, 31, 32	M6, M7, M8, M0, M1, M2, M3, M4	Input	Pulldown	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels.
5, 6	N0, N1	Input	Pulldown	Determines N output divider value as defined in Table 3C, Function Table. LVCMOS / LVTTL interface levels.
7	nc	Unused		No connect.
8, 16	V_{EE}	Power		Negative supply pins.
9	TEST	Output		Test output which is ACTIVE in the serial mode of operation. Output driven LOW in parallel mode. LVCMOS interface levels.
10	V _{cc}	Power		Positive supply pin.
11, 12	FOUT1, nFOUT1	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
13	V _{cco}	Power		Output supply pin.
14, 15	FOUT0, nFOUT0	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
17	MR	Input	Pulldown	Master reset. Forces outputs LOW, but does not effect loaded M, N, and T values. LVCMOS / LVTTL interface levels.
18	S_CLOCK	Input	Pulldown	Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK.
19	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK.
20	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the dividers. LVCMOS / LVTTL interface levels.
21	V _{CCA}	Power		Analog supply pin
22	XTAL_SEL	Input	Pullup	Selects between crystal or test inputs as the PLL reference source. LVCMOS / LVTTL interface levels. Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW.
23	TEST_CLK	Input	Pulldown	Test clock input. LVCMOS / LVTTL interface levels.
24, 25	XTAL1, XTAL2	Input		Crystal oscillator inputs.
26	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS / LVTTL interface levels.
27	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	рF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ

TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE

			In	puts			Conditions
MR	nP_LOAD	М	N	S_LOAD	S_CLOCK	S_DATA	Conditions
Н	Х	Х	Х	Х	Х	Х	Reset. Forces outputs LOW.
L	L	Data	Data	х	Х	×	Data on M and N inputs passed directly to the M divider and N output divider. TEST output forced LOW.
L	1	Data	Data	L	Х	Х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
L	Н	Х	Х	L	1	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
L	Н	Х	Х	1	L	Data	Contents of the shift register are passed to the M divider and N output divider.
L	Н	Х	Х	\	L	Data	M divider and N output divider values are latched.
L	Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.
L	Н	Х	Х	Н	↑	Data	S_DATA passed directly to M divider as it is clocked.

NOTE: L = LOW H = HIGHX = Don't care

 \uparrow = Rising edge transition ↓= Falling edge transition

TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE

VCO Frequency	M Divide	256	128	64	32	16	8	4	2	1
(MHz)	M Divide	M8	M7	M6	M5	M4	М3	M2	M1	МО
200	8	0	0	0	0	0	1	0	0	0
225	9	0	0	0	0	0	1	0	0	1
250	10	0	0	0	0	0	1	0	1	0
275	11	0	0	0	0	0	1	0	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
650	26	0	0	0	0	1	1	0	1	0
675	27	0	0	0	0	1	1	0	1	1
700	28	0	0	0	0	1	1	1	0	0

NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST_CLK input frequency of 25MHz.

TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

Inp	uts	N Divider Value	Output Frequency (MHz)		
N1	N0	N Divider value	Minimum	Maximum	
0	0	1	200	700	
0	1	2	100	350	
1	0	4	50	175	
1	1	8	25	87.5	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{CC}} & -0.5\text{V to V}_{\text{CC}} + 0.5\text{ V} \\ \text{Outputs, V}_{\text{CCO}} & -0.5\text{V to V}_{\text{CCO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 47.9^{\circ}\text{C/W (0 Ifpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to 150}^{\circ}\text{C} \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				110	mA
I _{CCA}	Analog Supply Current				15	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	VCO_SEL, XTAL_SEL, MR, S_LOAD, nP_LOAD, N0:N1, S_DATA, S_CLOCK, M0:M8		2		V _{cc} + 0.3	V
		TEST_CLK		2		$V_{cc} + 0.3$	V
V _{IL}	Input Low Voltage	VCO_SEL, XTAL_SEL, MR, S_LOAD, nP_LOAD, N0:N1, S_DATA, S_CLOCK, M0:M8		-0.3		0.8	V
	_	TEST_CLK		-0.3		1.3	V
I _{IH}	Input High Current	M0-M4, M6-M8, N0, N1, MR, S_CLOCK, TEST_CLK, S_DATA, S_LOAD, nP_LOAD	V _{CC} = V _{IN} = 3.465V			150	μΑ
		M5, XTAL_SEL, VCO_SEL	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I _{IL}	Input	M0-M4, M6-M8, N0, N1, MR, S_CLOCK, TEST_CLK, S_DATA, S_LOAD, nP_LOAD	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-5			μΑ
'IL	Low Current	M5, XTAL_SEL, VCO_SEL	$V_{CC} = 3.465V,$ $V_{IN} = 0V$	-150			μΑ
V _{OH}	Output High Voltage	TEST; NOTE 1		2.6			V
V _{OL}	Output Low Voltage	TEST; NOTE 1				0.5	٧

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\rm cco}\!/2$.

Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 1.0	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		0.950	V

NOTE 1: Outputs terminated with 50 Ω to V_{cco} - 2V. See "Parameter Measurement Information" section, "3.3V Output Load Test Circuit" figure.

Table 5. Input Frequency Characteristics, $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	f _{IN} Input Frequency	TEST_CLK; NOTE 1		14		25	MHz
f _{IN}		XTAL1, XTAL2; NOTE 1		14		25	MHz
		S_CLOCK				50	MHz

NOTE 1: For the input crystal and TEST_CLK frequency range, the M value must be set for the VCO to operate within the 200MHz to 700MHz range. Using the minimum input frequency of 14MHz, valid values of M are $15 \le M \le 50$. Using the maximum frequency of 25MHz, valid values of M are $8 \le M \le 28$.

TABLE 6. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		14		25	MHz
Equivalent Series Resistance (ESR)				70	Ω
Shunt Capacitance				7	pF

Table 7. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
F _{OUT}	Output Frequency			25		700	MHz
tjit(cc)	Cycle-to-Cyc	ele Jitter; NOTE 1, 3	fVCO > 350MHz			30	ps
tjit(per)	Period Jitter,	RMS; NOTE 1	fOUT > 100MHz			4.5	ps
tsk(o)	Output Skew	r; NOTE 2, 3				15	ps
t _R	Output Rise Time			200		700	ps
t _F	Output Fall Time			200		700	ps
		M, N to nP_LOAD				5	ns
t _s	Setup Time	S_DATA to S_CLOCK				5	ns
		S_CLOCK to S_LOAD				5	ns
		M, N to nP_LOAD				5	ns
t _H	Hold Time	S_DATA to S_CLOCK				5	ns
		S_CLOCK to S_LOAD				5	ns
odc	Output Duty Cycle		N > 1	48		52	%
t _{PW}	Output Pulse Width		N = 1	tPERIOD/2 - 150		tPERIOD/2 + 150	ps
t _{LOCK}	PLL Lock Tir	ne				1	ms

See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.





PARAMETER MEASUREMENT INFORMATION
















APPLICATIONS

STORAGE AREA NETWORKS

A variety of technologies are used for interconnection of the elements within a SAN. The tables below list the common application frequencies as well as the ICS8432I-01 configurations used to generate the appropriate frequency.

Table 8. Common SANs Applications Frequencies

Interconnect Technology	Clock Rate	Reference Frequency to SERDES (MHz)	Crystal Frequency (MHz)
Gigabit Ethernet	1.25 GHz	125, 250, 156.25	25, 19.53125
Fibre Channel	FC1 1.0625 GHz FC2 2.1250 GHz	106.25, 53.125, 132.8125	16.6015625, 25
Infiniband	2.5 GHz	125, 250	25

Table 9. Configuration Details for SANs Applications

Interconnect	Crystal Frequency (MHz)	ICS8432I-01 Output Frequency to SERDES (MHz)	ICS8432I-01 M & N Settings										
Technology			М8	М7	М6	M5	M4	МЗ	M2	M1	МО	N1	N0
Gigabit Ethernet	25	125	0	0	0	0	1	0	1	0	0	1	0
	25	250	0	0	0	0	1	0	1	0	0	0	1
	25	156.25	0	0	0	0	1	1	0	0	1	1	0
	19.53125	156.25	0	0	0	1	0	0	0	0	0	1	0
Fiber Channel 1	25	53.125	0	0	0	0	1	0	0	0	1	1	1
	25	106.25	0	0	0	0	1	0	0	0	1	1	0
Fiber Channel 2	16.6015625	132.8125	0	0	0	1	0	0	0	0	0	1	0
Infiniband	25	125	0	0	0	0	1	0	1	0	0	1	0
	25	250	0	0	0	0	1	0	1	0	0	0	1

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8432I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, V_{\rm CCA},$ and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.




FIGURE 2 - POWER SUPPLY FILTERING

CRYSTAL INPUT AND OSCILLATOR INTERFACE

The ICS8432I-01 features an internal oscillator that uses an external quartz crystal as the source of its reference frequency. The oscillator is a series resonant, multi-vibrator type design. This design provides better stability and eliminates the need for large on chip capacitors. Though a series resonant crystal is preferred, a parallel resonant crystal can be used. A parallel resonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified. A few hundred ppm translates to KHz inaccuracy. In general computing applications, this level of inaccuracy is irrelevant. If better ppm accuracy is required, an external capacitor can be added to a parallel resonant crystal in series to pin 24. *Figure 3A* shows how to interface with a crystal.

Figures 3A, 3B, and 3C show various crystal parameters which are recommended only as guidelines. *Figure 3A* shows how to interface a capacitor with a parallel resonant crystal. *Figure 3B* shows the capacitor value needed for the optimum ppm performance over various parallel resonant crystal frequencies. *Figure 3C* shows the recommended tuning capacitance for various parallel resonant crystals.




FIGURE 3A - CRYSTAL INTERFACE

FIGURE 3B. Recommended tuning capacitance for various parallel resonant crystals.





FIGURE 3C. Recommended tuning capacitance for various parallel resonant crystals.



TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. There are a few simple termination schemes. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A - LVPECL OUTPUT TERMINATION




FIGURE 4B - LVPECL OUTPUT TERMINATION

LAYOUT GUIDELINE

The schematic of the ICS8432I-01 layout example used in this layout guideline is shown in *Figure 5A*. The ICS8432I-01 recommended PCB board layout for this example is shown in *Figure 5B*. This layout example is used as a general guideline. The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stacking of the P.C. board.




FIGURE 5A - SCHEMATIC OF RECOMMENDED LAYOUT

ICS8432I-01

700MHz, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C14 and C15, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the $\rm V_{\rm CGA}$ pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50Ω output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a spearation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

CRYSTAL

The crystal X1 should be located as close as possible to the pins 24 (XTAL1) and 25 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




FIGURE 5B - PCB BOARD LAYOUT FOR ICS8432I-01

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8432I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8432I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 110mA = 381.2mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30.2mW = 60.4mW

Total Power MAX (3.465V, with all outputs switching) = 381.2mW + 60.4mW = 441.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{14} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 10 below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.441W * 42.1° C/W = 103.6° C. This is well below the limit of 125° C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 10. Thermal Resistance θ_{JA} for 32-pin LQFP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W


 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CCO} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 1.0V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 1.0V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

RELIABILITY INFORMATION

Table 11. θ_{JA} vs. Air Flow Table

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

200 500 Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 39.4°C/W 47.9°C/W 42.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8432I-01 is: 3712




TABLE 12. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
2/11221	BBA						
SYMBOL	МІМІМИМ	MINIMUM NOMINAL					
N	32						
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D	9.00 BASIC						
D1	7.00 BASIC						
D2	5.60 Ref.						
E	9.00 BASIC						
E1	7.00 BASIC						
E2	5.60 Ref.						
е	0.80 BASIC						
L	0.45	0.60	0.75				
θ	0°		7°				
ccc		0.10					

Reference Document: JEDEC Publication 95, MS-026



TABLE 13. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8432DYI-01	ICS8432DYI-01	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS8432DYI-01T	ICS8432DYI-01	32 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal industrial and commercial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.