



## GENERAL DESCRIPTION



The ICS8701-01 is a low skew,  $\div 1, \div 2$  LVCMOS Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the  $\div 1, \div 2$  or a combination of  $\div 1$  and  $\div 2$  modes. The master reset/output enable input, nMR/OE, resets the internal dividers and controls the active and high impedance states of all outputs. The output polarity inputs, INV0:1, control the polarity (inverting or non-inverting) of the outputs of each bank. Outputs QA0-QA4 are inverting for every combination of the INV0:1 input. The timing relationship between the inverting and non-inverting outputs at different frequencies is shown in the Timing Diagrams.

The ICS8701-01 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the ICS8701-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


## FEATURES

- 20 LVCMOS outputs, 7Ω typical output impedance
- 1 LVCMOS clock input
- Maximum output frequency: 250MHz
- Selectable inverting and non-inverting outputs
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Output skew: 300ps (maximum)
- Part-to-part skew: 700ps (maximum)
- Bank skew: 250ps (maximum)
- Multiple frequency skew: 350ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

## BLOCK DIAGRAM



## PIN ASSIGNMENT



**48-Pin LQFP**  
7mm x 7mm x 1.4mm  
**Y Package**  
Top View



**TABLE 1. PIN DESCRIPTIONS**

Number	Name	Type		Description
1, 3, 43, 45, 47	QC3, QC4, QC0, QC1, QC2	Output		Bank C outputs. LVC MOS interface levels. 7Ω typical output impedance.
2, 44	V <sub>DDOC</sub>	Power		Output Bank C supply pins. Connect to 3.3V or 2.5V.
4, 6, 8, 10, 12	QD0, QD1, QD2, QD3, QD4	Output		Bank D outputs. LVC MOS interface levels. 7Ω typical output impedance.
5, 11	V <sub>DDOD</sub>	Power		Output Bank D supply pins. Connect to 3.3V or 2.5V.
7, 9, 18, 21, 28, 30, 37, 39, 46, 48	GND	Power		Power supply ground. Connect to ground.
13	DIV_SELD	Input	Pullup	Controls frequency division for Bank D outputs. LVC MOS interface levels.
14	DIV_SEL C	Input	Pullup	Controls frequency division for Bank C outputs. LVC MOS interface levels.
15	nMR/OE	Input	Pullup	Master reset and output enable. Resets outputs to tristate. Enables and disables all outputs. LVC MOS interface levels.
16, 20	V <sub>DD</sub>	Power		Positive supply pins. Connect to 3.3V.
17, 19	INV1, INV0	Input	Pullup	Determines polarity of outputs by banks. LVC MOS interface levels.
22	CLK	Input	Pullup	LVC MOS / LVTTTL clock input.
23	DIV_SEL B	Input	Pullup	Controls frequency division for Bank B outputs. LVC MOS interface levels.
24	DIV_SEL A	Input	Pullup	Controls frequency division for Bank A outputs. LVC MOS interface levels.
25, 27, 29, 31, 33	QA0, QA1, QA2, QA3, QA4	Output		Bank A outputs. LVC MOS interface levels. 7Ω typical output impedance.
26, 32	V <sub>DDOA</sub>	Power		Output Bank A supply pins. Connect to 3.3V or 2.5V.
34, 36, 38, 40, 42	QB0, QB1, QB2, QB3, QB4	Output		Bank B outputs. LVC MOS interface levels. 7Ω typical output impedance.
35, 41	V <sub>DDOB</sub>	Power		Output Bank B supply pins. Connect to 3.3V or 2.5V.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4	pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		KΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> , *V <sub>DDOx</sub> = 3.465			15	pF
R <sub>OUT</sub>	Output Impedance			7		Ω

\*NOTE: V<sub>DDOx</sub> denotes V<sub>DDOA</sub>, V<sub>DDOB</sub>, V<sub>DDOC</sub>, and V<sub>DDOD</sub>.

**TABLE 3. FUNCTION TABLE**

Inputs				Outputs				
nMR/OE	DIV_SELx	INV1	INV0	Bank A	Bank B	Bank C	Bank D	Qx Frequency
0	X	X	X	Hi Z	Hi Z	Hi Z	Hi Z	zero
1	0	0	0	Inverting	Non-inverting	Non-inverting	Non-inverting	f <sub>IN</sub> /2
1	0	0	1	Inverting	Inverting	Non-inverting	Non-inverting	f <sub>IN</sub> /2
1	0	1	0	Inverting	Inverting	Inverting	Non-inverting	f <sub>IN</sub> /2
1	0	1	1	Inverting	Inverting	Inverting	Inverting	f <sub>IN</sub> /2
1	1	0	0	Inverting	Non-inverting	Non-inverting	Non-inverting	f <sub>IN</sub>
1	1	0	1	Inverting	Inverting	Non-inverting	Non-inverting	f <sub>IN</sub>
1	1	1	0	Inverting	Inverting	Inverting	Non-inverting	f <sub>IN</sub>
1	1	1	1	Inverting	Inverting	Inverting	Inverting	f <sub>IN</sub>



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{DDx}$	4.6V
Inputs, $V_I$	-0.5V to $V_{DD} + 0.5V$
Outputs, $V_O$	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0 lfpm)
Storage Temperature, $T_{STG}$	-65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. DC CHARACTERISTICS,  $V_{DD} = V_{DDOx} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Positive Supply Voltage		3.135	3.3	3.465	V
$*V_{DDOx}$	Output Supply Voltage		3.135	3.3	3.465	V
$I_{DD}$	Power Supply Current; NOTE 1				95	mA

NOTE 1:  $I_{DD}$  contributes 50mA;  $I_{DDOx}$  contributes 45mA.

\*NOTE:  $V_{DDOx}$  denotes  $V_{DDOA}$ ,  $V_{DDOB}$ ,  $V_{DDOC}$ , and  $V_{DDOD}$ .

**TABLE 4B. LVCMOS DC CHARACTERISTICS,  $V_{DD} = V_{DDOx} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, INV0, INV1, nMR/OE		2		3.765	V
		CLK		2		3.765	V
$V_{IL}$	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, INV0, INV1, nMR/OE		-0.3		0.8	V
		CLK		-0.3		1.3	V
$I_{IH}$	Input High Current		$V_{DD} = V_{IN} = 3.465V$			5	$\mu A$
$I_{IL}$	Input Low Current		$V_{DD} = V_{IN} = 0V$	-150			$\mu A$
$V_{OH}$	Output High Voltage; NOTE 1			2.6			V
$V_{OL}$	Output Low Voltage; NOTE 1					0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOx}/2$ . See Parameter Measurement Information section, "3.3V Output Load Test Circuit".



**TABLE 5A. AC CHARACTERISTICS,  $V_{DD} = V_{DDOX} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Output Frequency				250	MHz
$t_{pLH}$	Propagation Delay, Low to High; NOTE 1	$f \leq 200MHz$	2.5		3.5	ns
$t_{pHL}$	Propagation Delay, High to Low; NOTE 1	$f \leq 200MHz$	2.5		3.5	ns
$t_{sk(b)}$	Bank Skew; NOTE 2, 7	Measured on the Falling Edge			250	ps
$t_{sk(o)}$	Output Skew; NOTE 3, 7	Measured on the Falling Edge			300	ps
$t_{sk(w)}$	Multiple Frequency Skew; NOTE 4, 7				350	ps
$t_{sk(pp)}$	Part to Part Skew; NOTE 5, 7				700	ps
$t_R$	Output Rise Time; NOTE 6	20% to 80%	150		700	ps
$t_F$	Output Fall Time; NOTE 6	20% to 80%	150		700	ps
$t_{PW}$	Output Pulse Width	$f \leq 200MHz$	$t_{Period}/2 - 0.5$	$t_{Period}/2$	$t_{Period}/2 + 0.5$	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6				6	ns
$t_{DIS}$	Output Disable Time; NOTE 6				6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew within a bank with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DDOX}/2$ .

NOTE 4: Defined as skew across banks of outputs switching in the same direction operating at different frequencies with the same supply voltages and equal load conditions. Measured at  $V_{DDOX}/2$ .

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOX}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

**TABLE 5B. AC CHARACTERISTICS,  $V_{DD} = V_{DDOX} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$t_{sk(inv)}$	Inverting Skew; NOTE 1, 2	$f = 66.7MHz$			400	ps

NOTE 1: Defined as skew across banks of outputs switching in opposite directions operating at the same frequency with the same supply voltages and equal load conditions. Measured at  $V_{DDOX}/2$ .

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

**TABLE 4C. DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOX} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Positive Supply Voltage		3.135	3.3	3.465	V
$*V_{DDOX}$	Output Supply Voltage		2.375	2.5	2.625	V
$I_{DD}$	Power Supply Current; NOTE 1				95	mA

NOTE 1:  $I_{DD}$  contributes 50mA;  $I_{DDOX}$  contributes 45mA.

\*NOTE:  $V_{DDOX}$  denotes  $V_{DDOA}$ ,  $V_{DDOB}$ ,  $V_{DDOC}$ , and  $V_{DDOD}$ .



**TABLE 4D. LVCMOS DC CHARACTERISTICS**,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOx} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, INV0, INV1, nMR/OE	2		3.765	V
		CLK	2		3.765	V
$V_{IL}$	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, INV0, INV1, nMR/OE	-0.3		0.8	V
		CLK	-0.3		1.3	V
$I_{IH}$	Input High Current	$V_{DD} = V_{IN} = 3.465V$			5	$\mu A$
$I_{IL}$	Input Low Current	$V_{DD} = V_{IN} = 0V$	-150			$\mu A$
$V_{OH}$	Output High Voltage; NOTE 1		1.8			V
$V_{OL}$	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOx}/2$ . See Parameter Measurement section, "2.5V Output Load Test Circuit".

**TABLE 5B. AC CHARACTERISTICS**,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOx} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Output Frequency				250	MHz
$t_{PLH}$	Propagation Delay, Low to High; NOTE 1	$f \leq 200MHz$	2.5		3.5	ns
$t_{PHL}$	Propagation Delay, High to Low; NOTE 1	$f \leq 200MHz$	2.5		3.5	ns
$tsk(b)$	Bank Skew; NOTE 2, 7	Measured on the Falling Edge			300	ps
$tsk(o)$	Output Skew; NOTE 3, 7	Measured on the Falling Edge			300	ps
$tsk(w)$	Multiple Frequency Skew; NOTE 4, 7				350	ps
$tsk(pp)$	Part to Part Skew; NOTE 5, 7				700	ps
$t_R$	Output Rise Time; NOTE 6	20% to 80%	150		720	ps
$t_F$	Output Fall Time; NOTE 6	20% to 80%	150		720	ps
$t_{PW}$	Output Pulse Width	$f \leq 200MHz$	$t_{Period}/2 - 0.5$	$t_{Period}/2$	$t_{Period}/2 + 0.5$	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6				6	ns
$t_{DIS}$	Output Disable Time; NOTE 6				6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDOx}/2$  of the output.

NOTE 2: Defined as skew within a bank with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DDOx}/2$ .

NOTE 4: Defined as skew across banks of outputs switching in the same direction operating at different frequencies with the same supply voltages and equal load conditions. Measured at  $V_{DDOx}/2$ .



NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOx}/2$ .




NOTE 6: These parameters are guaranteed by characterization. Not tested in production.



NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



## PARAMETER MEASUREMENT INFORMATION











## RELIABILITY INFORMATION

TABLE 7.  $\theta_{JA}$  VS. AIR FLOW TABLE

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for ICS8701-01 is: 1819




Integrated  
Circuit  
Systems, Inc.

**ICS8701-01**

LOW SKEW  $\div 1, \div 2$

LVC MOS CLOCK GENERATOR W/POLARITY CONTROL

**PACKAGE OUTLINE - Y SUFFIX**



**TABLE 8. PACKAGE DIMENSIONS**

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBC		
	MINIMUM	NOMINAL	MAXIMUM
N	48		
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.22	0.27
c	0.09	--	0.20
D	9.00 BASIC		
D1	7.00 BASIC		
D2	5.50 Ref.		
E	9.00 BASIC		
E1	7.00 BASIC		
E2	5.50 Ref.		
e	0.50 BASIC		
L	0.45	0.60	0.75
theta	0°	--	7°
ccc	--	--	0.08

Reference Document: JEDEC Publication 95, MS-026



Integrated  
Circuit  
Systems, Inc.

# ICS8701-01

LOW SKEW  $\div 1, \div 2$   
LVCMOS CLOCK GENERATOR W/POLARITY CONTROL

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8701AY-01	ICS8701AY-01	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8701AY-01T	ICS8701AY-01	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Integrated  
Circuit  
Systems, Inc.

**ICS8701-01**

LOW SKEW  $\div 1, \div 2$

LVC MOS CLOCK GENERATOR W/POLARITY CONTROL

**REVISION HISTORY SHEET**

Rev	Table	Page	Description of Change	Date
B	4A & 4C	4 & 6	DC Characteristics tables revised. $I_{DD}$ row, value changed from 70mA Max. to 95mA Max.	8/1/01
B	5A & 5B	5 & 7	AC Characteristics tables revised: $t_{PD}$ symbol (Propagation Delay row), changed to $tp_{HL}$ . Added test conditions to Bank and Output Skews. Revised notes.	8/7/01
B	2 5A & 5B	2 4 & 5	Pin Characteristics table, added 15pF Max. to $C_{PD}$ row. Revised notes in AC tables.	8/29/01
C	5B	4	Added extra AC characteristics table to include Inverting Skew parameters.	2/8/02