Integrated Circuit Systems, Inc.

ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

GENERAL DESCRIPTION



The ICS8547 is a Hex low skew, high performance 1-to-2 Differential-to-LVDS Clock Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. Utilizing Low Voltage Differential Signaling (LVDS) the

ICS8547 provides a low power, low noise, point-to-point solution for distributing clock signals over controlled impedances of 100 Ω . The ICS8547 has six selectable clock inputs. The CLKx, nCLKx paris can accept any differential input levels and translates them to 3.3V or 2.5V LVDS output levels.

Guaranteed output and part-to-part skew specifications make the ICS8547 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- 12 LVDS outputs
- Selectable CLKx, nCLKx inputs
- CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- · Maximum output frequency up to 900MHz
- Translates any differential input signal (LVPECL, LVHSTL, SSTL, DCM) to LVDS levels without external bias networks
- Translates any single-ended input signal to LVDS with resistor bias on nCLKx input
- · Output skew: TBD
- Part-to-part skew: TBD
- Propagation delay: 1.4ns (typical)
- Designed to meet or exceed the requirements of ANSITIA/EIA-644
- 3.3V or 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM

Q0A nQ0A CLK₀ nCLK0 Q0B nQ0B Ω1A nQ1A CLK1 nCLK1 O1B nQ1B Q2A nQ2A CLK2 nCLK2 Q2B nQ2B Q3A nQ3A CLK3 nCLK3 Q3B nQ3B Q4A nQ4A CLK4 nCLK4 Q4B nQ4B Q5A nQ5A CLK5 nCLK5 Q5B nQ5B

PIN ASSIGNMENT



48-Lead LQFP 7mm x 7mm x 1.4mm package body Y Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS8547
Hex, Low Skew, 1-to-2
Differential-to-LVDS Clock Buffers

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 2	Q4A, nQ4A	Output		Differential output pair. LVDS interface levels.
3, 4	nQ4B, Q4B	Output		Differential output pair. LVDS interface levels.
5	nCLK4	Input	Pullup	Inverting differential clock input.
6	CLK4	Input	Pulldown	Non-inverting differential clock input.
7	CLK5	Input	Pulldown	Non-inverting differential clock input.
8	nCLK5	Input	Pullup	Inverting differential clock input.
9, 10	Q5B, nQ5B	Output		Differential output pair. LVDS interface levels.
11, 12	nQ5A, Q5A	Output		Differential output pair. LVDS interface levels.
13, 24, 37, 48	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins. Connect to 3.3V or 2.5V.
14, 23, 38, 47	GND	Power		Power supply ground. Connect to ground.
15, 22, 39, 46	V _{DD}	Power		Positive supply pins. Connect to 3.3V or 2.5V.
16	CLK0	Input	Pulldown	Non-inverting differential clock input.
17	nCLK0	Input	Pullup	Inverting differential clock input.
18, 19	Q0A, nQ0A	Output		Differential output pair. LVDS interface levels.
20, 21	nQ0B, Q0B	Output		Differential output pair. LVDS interface levels.
25, 26	Q1A, nQ1A	Output		Differential output pair. LVDS interface levels.
27, 28	nQ1B, Q1B	Output		Differential output pair. LVDS interface levels.
29	nCLK1	Input	Pullup	Inverting differential clock input.
30	CLK1	Input	Pulldown	Non-inverting differential clock input.
31	CLK2	Input	Pulldown	Non-inverting differential clock input.
32	nCLK2	Input	Pullup	Inverting differential clock input.
33, 34	Q2B, nQ2B	Output		Differential output pair. LVDS interface levels.
35, 36	nQ2A, Q2A	Output		Differential output pair. LVDS interface levels.
40, 41	Q3B, nQ3B	Output		Differential output pair. LVDS interface levels.
42, 43	nQ3A, Q3A	Output		Differential output pair. LVDS interface levels.
44	nCLK3	Input	Pullup	Inverting differential clock input.
45	CLK3	Input	Pulldown	Non-inverting differential clock input.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.



ICS8547
Hex, Low Skew, 1-to-2
DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
C _{OUT}	Output Capacitance					pF

TABLE 3. CLOCK INPUT FUNCTION TABLE

Inp	uts	Ou	tputs		
CLKx	nCLKx	Q0A thru Q5A, Q0B thru Q5B	nQ0A thru nQ5A, nQ5B thru nQ5B	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 10, Figure 8, which discusses wiring the differential input to accept single ended levels.

Integrated Circuit Systems, Inc.

ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{DDI}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{DDO}} & -0.5\text{V to V}_{\text{DDO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 47.9^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Positive Supply Current				50	mA
I _{DDO}	Output Supply Current					mA

Table 4B. Differential DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLKx	$V_{IN} = *V_{DD} = 3.465V$			150	μΑ
I'IH		nCLKx	$V_{IN} = *V_{DD} = 3.465V$			5	μΑ
	Innut Low Current	CLKx	$^*V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μΑ
I IIL	Input Low Current	nCLKx	$^*V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{TH}	Differential Input High Threshold Vol	tage				100	mV
V _{TL}	Differential Input Low Threshold Volta	age		-100			mV
V _{PP}	Peak-to-Peak Voltage			0.15		1.3	V
V _{CMR}	Common Mode Volt	age Range		0.5		V _{DD} - 0.85	V

^{*}NOTE: V_{DD} denotes V_{DD} and V_{DDO} .

Table 4C. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage			350		mV
ΔV_{od}	V _{OD} Magnitude Change			0		mV
V _{os}	Offset Voltage			1.25		V
ΔV_{os}	V _{os} Magnitude Change			5		mV
l _{oz}	High Impedance Leakage Current			± 1		μΑ
V _{ox}	Output Crossover Voltage			TBD		V



ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

Table 4D. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Positive Supply Current				50	mA
I _{DDO}	Output Supply Current					mA

Table 4E. Differential DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLKx	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
I IH		nCLKx	$V_{IN} = V_{DD} = 3.465V$			5	μΑ
	Input Low Current	CLKx	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I'IL	Input Low Current	nCLKx	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{TH}	Differential Input High Threshold Vol	tage				100	mV
V _{TL}	Differential Input Low Threshold Voltage			-100			mV
V _{PP}	Peak-to-Peak Voltage			0.15		1.3	V
V _{CMR}	Common Mode Voltage Range			0.5		V _{DD} - 0.85	V

Table 4F. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage			350		mV
ΔV_{od}	V _{OD} Magnitude Change			0		mV
V _{os}	Offset Voltage			1.25		V
Δ V _{os}	V _{os} Magnitude Change			5		mV
I _{oz}	High Impedance Leakage Current			± 1		μΑ
V _{ox}	Output Crossover Voltage			TBD		V



Hex, Low Skew, 1-TO-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				900	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 900MHz		1.4		ns
tsk(o)	Output Skew; NOTE 2, 4				TBD	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				TBD	ps
t _R	Output Rise Time	30% TO 70% at 50MHz	300		700	ps
t _F	Output Fall Time	30% TO 70% at 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

All parameters measured at f_{MAX} unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured from at the output differential cross points.

NOTE 3: Defined as between outputs on different devices operating at the same supply voltages

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				900	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 900MHz		1.4		ns
tsk(o)	Output Skew; NOTE 2, 4				TBD	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				TBD	ps
t _R	Output Rise Time	30% TO 70% at 50MHz	300		700	ps
t _F	Output Fall Time	30% TO 70% at 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

All parameters measured at $\boldsymbol{f}_{\text{MAX}}$ unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured from at the output differential cross points.

NOTE 3: Defined as between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS


PARAMETER MEASUREMENT INFORMATION







ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS










ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS










ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 8 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF \simeq V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.





ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

Table 6. $\theta_{_{\mathrm{IA}}} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards67.8°C/W55.9°C/W50.1°C/WMulti-Layer PCB, JEDEC Standard Test Boards47.9°C/W42.1°C/W39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8547 is: 1117

Integrated Circuit Systems, Inc.

ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS




TABLE 6. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL		BBC					
STWBOL	MINIMUM	NOMINAL	MAXIMUM				
N		48					
A			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.17	0.22	0.27				
С	0.09	0.09 0.20					
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.50 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.50 Ref.					
е		0.50 BASIC					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.08				

Reference Document: JEDEC Publication 95, MS-026



ICS8547

Hex, Low Skew, 1-to-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8547AY	ICS8547AY	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8547AYT	ICS8547AY	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.