

DIFFERENTIAL-TO-LVDS FANOUT BUFFER

GENERAL DESCRIPTION



The ICS8543I is a low skew, high performance 1-to-4 Differential-to-LVDS clock fanout buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. Utilizing Low Voltage Differential Signaling


(LVDS) the ICS8543I provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100Ω . The ICS8543I has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8543I ideal for those applications demanding well defined performance and repeatability.


FEATURES

- · 4 differential 3.3V LVDS outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency up to 650MHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Designed to meet or exceed the requirements of ANSI TIA/EIA-644
- · Output skew: 40ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Propagation delay: 2.6ns (maximum)
- · 3.3V operating supply
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



20-Lead TSSOP4.4mm x 6.5mm x 0.92mm body package **G Package**Top View

ICS8543I Low Skew, 1-to-4 Differential-to-LVDS Fanout Buffer

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 9, 13	GND	Power		Power supply ground. Connect to ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK, nPCLK inputs. When LOW selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
7	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
8	OE	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q0, nQ0 thru Q3, nQ3
10, 18	$V_{_{ m DD}}$	Power		Positive supply pins. Connect to 3.3V.
11, 12	nQ3, Q3	Output		Differential output pair. LVDS interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVDS interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inj	Out	puts		
OE	CLK_EN	CLK_SEL	Selected Source	Q1 thru Q3	nQ1 thru nQ3
0	Х	Х		Hi Z	Hi Z
1	0	0	CLK, nCLK	Disabled; Low	Disabled; High
1	0	1	PCLK, nPCLK	Disabled; Low	Disabled; High
1	1	0	CLK, nCLK	Enabled	Enabled
1	1	1	PCLK, nPCLK	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1 - CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inp	outs	Out	puts	Input to Output Mode	Dolority
CLK, PCLK	nCLK, nPCLK	Q0 thru Q3	nQ0 thru nQ3	input to Output wode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 11, Figure 16, which discusses wiring the differential input to accept single ended levels.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 73.2^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	٧
I _{DD}	Power Supply Current				50	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL, OE		2		V _{DD} - 0.3	V
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL, OE		-0.3		0.8	V
	Innut Lligh Current	CLK_EN, OE				5	μΑ
I IH	Input High Current	CLK_SEL				150	μΑ
	Innut Low Current	CLK_EN, OE		-150			μΑ
I _{IL}	Input Low Current	CLK_SEL		-5			μΑ

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
' _{IH}	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
' _{IL}	Input Low Current	nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu	ut Voltage; NOTE 1, 2		0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{III}.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V_{DD} + 0.3V.

Table 4D. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innut High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Innut Low Current	PCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Input Low Current	nPCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.3		1	V
V _{CMR}	Common Mode Input	Voltage; NOTE 1, 2		1.5		V _{DD}	V

NOTE 1: Common mode voltage is defined as $V_{\rm in}$.

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{nn} + 0.3V.

Table 4E. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage		200	350	360	mV
ΔV_{od}	VOD Magnitude Change			0	40	mV
V _{os}	Offset Voltage		1.125	1.25	1.375	V
ΔV_{os}	VOS Magnitude Change			5	25	mV
I _{oz}	High Impedance Leakage Current		-10		+10	μA
I _{OFF}	Power Off Leakage		-20	±1	+20	μΑ
I _{OSD}	Differential Output Short Circuit Current			-3.5	-5	mA
I _{os}	Output Short Circuit Current			-3.5	-5	mA
V _{OH}	Output Voltage High			1.34	1.6	V
V _{OL}	Output Voltage Low		0.9	1.06		V

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum output Frequency				650	MHz
t _{PD}	Propagation Delay; NOTE 1	0 ≤ f ≤ 650MHz	1.5		2.6	ns
tsk(o)	Output Skew; NOTE 2, 4				40	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t _R	Output Rise Time	20% to 80% @ 50MHz	150		450	ps
t _F	Output Fall Time	20% to 80% @ 50MHz	150		450	ps
odc	Output Duty Cycle		45	50	55	%

All parameters measured at 500MHz, unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION










Low Skew, 1-to-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

























Low Skew, 1-to-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER









ICS8543I

Low Skew, 1-to-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER








APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 16 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and R2/R1 = 0.609.





RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} \text{vs. Air Flow Table}$

θ_{JA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

8543BGI

The transistor count for ICS8543I is: 636

PACKAGE OUTLINE - G SUFFIX




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	MIN	MAX
N	2	0
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



ICS8543I Low Skew, 1-to-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8543BGI	ICS8543BGI	20 lead TSSOP	72 per tube	-40°C to 85°C
ICS8543BGIT	ICS8543BGI	20 lead TSSOP on Tape and Reel	2500	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8543I Low Skew, 1-to-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change			
Α		3	Updated Figure 1, CLK_EN Timing Diagram.	10/17/01		
Α		3	Updated Figure 1, CLK_EN Timing Diagram.	11/2/01		