

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

GENERAL DESCRIPTION



The ICS8735-01 is a highly versatile 1:5 Differential-to-3.3V LVPECL clock generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8735-01 has a fully integrated PLL and can

be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.


FEATURES

- 5 differential 3.3V LVPECL outputs
- Selectable differential clock inputs
- CLKx, nCLKx pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Output frequency range: 31.25MHz 700MHz
- Input frequency range: 31.25MHz 700MHz
- VCO range: 250MHz 700MHz
- Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Cycle-to-cycle jitter: 25ps (maximum)
- Output skew: 25ps (maximum)
- Static phase offset: 50ps ± 100ps
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM

PLL_SEL CLK0 nCLK0 nCLK1 nCLK1 pLL CLK_SEL 8:1, 4:1, 2:1, 1:1, FB_IN nFB_IN SEL0 SEL1 SEL2 SEL3 MR

PIN ASSIGNMENT



32-Lead QFP (LQFP)
7mm x 7mm x 1.4mm package body
Y Package
Top View

ICS8735-01 1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/pe	Description	
1	SEL0	Input	Pulldown	Determines output divider values in Table 3. LVCMOS interface levels.	
2	SEL1	Input	Pulldown	Determines output divider values in Table 3. LVCMOS interface levels.	
3	CLK0	Input	Pulldown	Non-inverting differential clock input.	
4	nCLK0	Input	Pullup	Inverting differential clock input.	
5	CLK1	Input	Pulldown	Non-inverting differential clock input.	
6	nCLK1	Input	Pullup	Inverting differential clock input.	
7	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1. When LOW, selects CLK0, nCLK0. LVCMOS interface levels.	
8	MR	Input	Pulldown	Master reset. Resets the output divider.	
9, 32	V _{cc}	Power		Positive supply pins. Connect to 3.3V.	
10	nFB_IN	Input	Pullup	Feedback input to phase detector for regenerating clocks with "zero delay".	
11	FB_IN	Input	Pulldown	n Feedback input to phase detector for regenerating clocks with "zero dela	
12	SEL2	Input	Pulldown	Determines output divider values in Table 3. LVCMOS interface levels.	
13, 28	$V_{\sf EE}$	Power		Negative supply pins. Connect to ground.	
14, 15	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.	
16, 17, 24, 25	V _{cco}	Power		Output supply pins. Connect to 3.3V.	
18, 19	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.	
20, 21	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.	
22, 23	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.	
26, 27	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.	
29	SEL3	Input	Pulldown	Determines output divider values in Table 3. LVCMOS interface levels.	
30	V _{CCA}	Power		Analog supply pin. Connect to 3.3V.	
31	PLL_SEL	Input	Pullup	Selects between the PLL and reference clock as the input to the dividers. When LOW, selects reference clock. When HIGH, selects PLL. LVCMOS interface levels.	

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

			Inputs		Outputs PLL_SEL = 1 PLL Enable Mode
SEL3	SEL2	SEL1	SEL0	Reference Frequency Range (MHz)*	Q0 - Q4, nQ0 - nQ4
0	0	0	0	250 - 700	÷ 1
0	0	0	1	125 - 350	÷ 1
0	0	1	0	62.5 - 175	÷ 1
0	0	1	1	31.25 - 87.5	÷ 1
0	1	0	0	250 - 700	÷ 2
0	1	0	1	125 - 350	÷ 2
0	1	1	0	62.5 - 175	÷ 2
0	1	1	1	250 - 700	÷ 4
1	0	0	0	125 - 350	÷ 4
1	0	0	1	250 - 700	÷ 8
1	0	1	0	125 - 350	x 2
1	0	1	1	62.5 - 175	x 2
1	1	0	0	31.25 - 87.5	x 2
1	1	0	1	62.5 - 175	x 4
1	1	1	0	31.25 - 87.5	x 4
1	1	1	1	31.25 - 87.5	x 8

*NOTE: VCO frequency range for all configurations above is 250 to 700MHz.

TABLE 3B. PLL BYPASS FUNCTION TABLE

	Inp	outs		Outputs PLL_SEL = 0 PLL Bypass Mode
SEL3	SEL2	SEL1	SEL0	Q0 - Q4, nQ0 - nQ4
0	0	0	0	÷ 4
0	0	0	1	÷ 4
0	0	1	0	÷ 4
0	0	1	1	÷ 8
0	1	0	0	÷ 8
0	1	0	1	÷ 8
0	1	1	0	÷ 16
0	1	1	1	÷ 16
1	0	0	0	÷ 32
1	0	0	1	÷ 64
1	0	1	0	÷ 2
1	0	1	1	÷ 2
1	1	0	0	÷ 4
1	1	0	1	÷ 1
1	1	1	0	÷ 2
1	1	1	1	÷ 1



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx} 4.6V

Inputs, V₁ -0.5V to $V_{\rm cc}$ +0.5 V -0.5V to V_{CCO} +0.5V Outputs, V Package Thermal Impedance, θ_{JA} 47.9°C/W (0 lfpm) Storage Temperature, $T_{\rm STG}$ -65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			100		mA
I _{CCA}	Analog Supply Current				15	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	٧
I _{IH}	Input High Current	CLK_SEL, MR, SEL0, SEL1, SEL2, SEL3	$V_{IN} = *V_{CCx} = 3.465V$			150	μΑ
I IH		PLL_SEL	$V_{IN} = *V_{CCx} = 3.465V$			5	μΑ
	Input Low Current	CLK_SEL, MR, SEL0, SEL1, SEL2, SEL3	$V_{IN} = 0V,$ $*V_{CCx} = 3.465V$	-5			μA
' _{IL}	Input Low Current	PLL_SEL	$V_{IN} = 0V,$ $*V_{CCx} = 3.465V$	-150			μΑ

^{*}NOTE 1: V_{CCx} denotes V_{CC} , V_{CCA} , and V_{CCO} .

Table 4C. Differential DC Characteristics, $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	CLK0, CLK1, FB_IN	$V_{IN} = *V_{CCx} = 3.465V$			150	μΑ
'н	High Current	nCLK0, nCLK1, nFB_IN	$V_{IN} = *V_{CCx} = 3.465V$			5	μΑ
	Input	CLK0, CLK1, FB_IN	$V_{IN} = 0V, *V_{CCx} = 3.465V$	-5			μΑ
I _{IL}	Low Current	nCLK0, nCLK1, nFB_IN	$V_{IN} = 0V, *V_{CCx} = 3.465V$	-150			μΑ
V _{PP}	Peak-to-Peak Ir	nput Voltage		0.15		1.3	V
V _{CMR}	Common Mode	Input Voltage; NOTE 1, 2		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is V_{cc} + 0.3V.

NOTE 2: Common mode voltage is defined as $\rm V_{IH}$. *NOTE 3: $\rm V_{CCx}$ denotes $\rm V_{CC}, \, V_{CCA}, \, and \, V_{CCO}.$

ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

Table 4D. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 1.0	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		0.9	V

NOTE 1: Outputs terminated with 50Ω to V_{cco} - 2V.

Table 5. Input Frequency Characteristics, $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Input Fraguanay	CLK0, nCLK0,	PLL_SEL = 1	31.25		700	MHz
IN	Input Frequency	CLK1, nCLK1	PLL_SEL = 0			700	MHz

Table 6. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				700	MHz
t _{PD}	Propagation Delay; NOTE 1	$PLL_SEL = 0V, f \le 700MHz$	3.6	3.9	4.2	ns
t(Ø)	Static Phase Offset; NOTE 2, 5	PLL_SEL = 3.3V	-50	50	150	ps
tsk(o)	Output Skew; NOTE 3, 5				25	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 5, 6				25	ps
<i>t</i> jit(θ)	Phase Jitter; NOTE 4, 5, 6				±50	ps
t_	PLL Lock Time				1	ms
t _R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t _F	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		47		53	%

All parameters measured at f_{MAX} unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 4: Phase jitter is dependent on the input source used.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Characterized at VCO frequency of 622MHz.





PARAMETER MEASUREMENT INFORMATION






1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR










ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR









APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8735-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, V_{\rm CCA},$ and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 9 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.





FIGURE 9 - POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 10 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.



LAYOUT GUIDELINE

The schematic of the ICS8735-01 layout example is shown in *Figure 11*. The ICS8735-01 recommended PCB board layout for this example is shown in *Figure 12*. This layout example is used as a general guideline. The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stacking of the P.C. board.




FIGURE 11 - ICS8735-01 LVPECL ZERO DELAY BUFFER SCHEMATIC EXAMPLE

ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C1, C6, C2, C4, C5, and C7, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the V_{CCA} pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape

of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50Ω output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a spearation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.




FIGURE 12 - PCB BOARD LAYOUT FOR ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8735-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8735-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 100mA = 347mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 5 * 30.2mW = 151mW

Total Power MAX (3.465V, with all outputs switching) = 347mW + 151mW = 498mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{14} * Pd_{total} + T_{4}$

Tj = Junction Temperature

 $\theta_{\mbox{\tiny JA}}\!=\!\mbox{junction-to-ambient thermal resistance}$

Pd_total = Total device power dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70° C with all outputs switching is: 70° C + $0.498W * 42.1^{\circ}$ C/W = 91° C. This is well below the limit of 125° C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 32-pin LQFP, Forced Convection

0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


 $\theta_{\text{\tiny IA}}$ by Velocity (Linear Feet per Minute)

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 13.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 1.0V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 1.0V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$\begin{aligned} & \text{Pd_H} = [(\text{V}_{\text{OH_MAX}} - (\text{V}_{\text{CCO_MAX}} - 2\text{V})) / \text{R}_{\text{L}}] * (\text{V}_{\text{CCO_MAX}} - \text{V}_{\text{OH_MAX}}) = [(2\text{V} - (\text{V}_{\text{CCO}} - \text{V}_{\text{OH_MAX}})) / \text{R}_{\text{L}}] * (\text{V}_{\text{CCO}} - \text{V}_{\text{OH_MAX}}) = (2\text{V} - 1\text{V}) * 1\text{V} = \textbf{20.0mW} \end{aligned} \\ & \text{Pd_L} = [(\text{V}_{\text{OL_MAX}} - (\text{V}_{\text{CCO_MAX}} - 2\text{V})) / \text{R}_{\text{L}}] * (\text{V}_{\text{CCO_MAX}} - \text{V}_{\text{OL_MAX}}) = [(2\text{V} - (\text{V}_{\text{CCO}} - \text{V}_{\text{OL_MAX}})) / \text{R}_{\text{L}}] * (\text{V}_{\text{CCO}} - \text{V}_{\text{OL_MAX}}) = (2\text{V} - 1.7\text{V}) * 1.7\text{V} = \textbf{10.2mW} \end{aligned}$$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 30.2mW$

ICS8735-01 1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

RELIABILITY INFORMATION

Table 8. θ_{JA} vs. Air Flow Table

θ_{JA} by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8735-01 is: 2969






TABLE 9. PACKAGE DIMENSIONS

		ARIATION S IN MILLIMETERS					
OVALDOL		BBA					
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM				
N		32					
Α			1.60				
A 1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.60 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.60 Ref.					
е		0.80 BASIC					
L	0.45	0.60	0.75				
θ	0°	0° 7°					
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026



ICS8735-01 1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8735AY-01	ICS8735AY-01	32 Lead LQFP	250 per tray	0°C to 70°C
ICS8735AY-01T	ICS8735AY-01	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8735-01 1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
			t_{PD} row changed the Test Condtions from 0MHz < f \leq 700MHz to f \leq 700MHz.	
В	5	5	$t(\emptyset)$ row changed Parameter name from PLL Reference Zero Delay to Static Phase Offset.	10/12/01
			tjit(θ) row changed 85 Max. to ±50 Max.	
С	4A	4	Added I _{CCA} row.	10/30/01
С		1	Updated Block Diagram.	11/1/01
С	3A	3	Added note at end of the table.	11/19/01
	6	5	Added Note 6.	