

GENERAL DESCRIPTION



The ICS8702 is a low skew, ÷1, ÷2 Differential-to-LVCMOS Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8702 is designed to translate any differential signal levels to LVCMOS

levels. True or inverting, single-ended to LVCMOS translation can be achieved with a resistor bias on the nCLK or CLK inputs, respectively. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The bank enable inputs, BANK_EN0:1, supports enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the enabling and disabling of all outputs simultaneously.

The ICS8702 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output, multiple frequency and part-to-part skew characteristics make the ICS8702 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 20 LVCMOS outputs, 7Ω typical output impedance
- · 1 differential clock input pair
- CLK, nCLK supports the following input types: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency up to 250MHz
- Translates any differential input signal (LVPECL, LVHSTL, LVDS) to LVCMOS levels without external bias networks
- Translates any single-ended input signal to LVCMOS levels with a resistor bias on nCLK input
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Output skew: 200ps (maximum)
- Bank skew: 150ps (maximum)
- Part-to-part skew: 650ps (maximum)
- Multiple frequency skew: 250ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply modes
- 0°C to 70°C ambient operating temperature
- Other divide values available on request

BLOCK DIAGRAM



PIN ASSIGNMENT



48-Lead LQFP 7mm x 7mm x 1.4mm Y Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
2, 5, 11, 26, 32, 35, 41, 44	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins. Connect to 3.3V or 2.5V.
7, 9, 18, 28, 30, 37, 39, 46, 48	GND	Power		Output power supply. Connect to ground.
16, 20	$V_{_{\mathrm{DD}}}$	Power		Positive supply pins. Connect to 3.3V.
25, 27, 29, 31, 33	QA0, QA1, QA2, QA3, QA4	Output		Bank A outputs. 7Ω typical output impedance.
34, 36, 38, 40, 42	QB0, QB1, QB2, QB3, QB4	Output		Bank B outputs. 7Ω typical output impedance.
43, 45, 47, 1, 3	QC0, QC1, QC2, QC3, QC4	Output		Bank C outputs. 7Ω typical output impedance.
4, 6, 8, 10, 12	QD0, QD1, QD2, QD3, QD4	Output		Bank D outputs. 7Ω typical output impedance.
22	CLK	Input	Pulldown	Non-inverting differential clock input.
21	nCLK	Input	Pullup	Inverting differential clock input.
13	DIV_SELD	Input	Pullup	Controls frequency division for Bank D outputs. LVCMOS interface levels.
14	DIV_SELC	Input	Pullup	Controls frequency division for Bank C outputs. LVCMOS interface levels.
23	DIV_SELB	Input	Pullup	Controls frequency division for Bank B outputs LVCMOS interface levels.
24	DIV_SELA	Input	Pullup	Controls frequency division for Bank A outputs. LVCMOS interface levels.
17, 19	BANK_EN1, BANK_EN0	Input	Pullup	Enables and disables outputs by banks. LVCMOS interface levels.
15	nMR/OE	Input	Pullup	Asynchronous master reset. Resets clock dividers. Enables and disable all outputs. LVCMOS interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
C _{PD}	Power Dissipation Capacitance (per output)	$V_{DD} = V_{DDO} = 3.465V$			15	pF
R _{out}	Output Impedance			7		Ω

Systems, Inc.

TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inj	outs				Outputs		
nMR/OE	BANK_EN1	BANK_EN0	DIV_SELx	QA0 - QA4	QB0 - QB4	QC0 - QC4	QD0 - QD4	Qx Frequency
0	Х	Х	Х	Hi Z	Hi Z	Hi Z	Hi Z	zero
1	0	0	0	Enabled	Hi Z	Hi Z	Hi Z	fIN/2
1	1	0	0	Enabled	Enabled	Hi Z	Hi Z	fIN/2
1	0	1	0	Enabled	Enabled	Enabled	Hi Z	fIN/2
1	1	1	0	Enabled	Enabled	Enabled	Enabled	fIN/2
1	0	0	1	Enabled	Hi Z	Hi Z	Hi Z	fIN
1	1	0	1	Enabled	Enabled	Hi Z	Hi Z	fIN
1	0	1	1	Enabled	Enabled	Enabled	Hi Z	fIN
1	1	1	1	Enabled	Enabled	Enabled	Enabled	fIN

TABLE 3B. CLOCK INPUT FUNCTION TABLE

	Inputs		Outputs	Input to Output Mode	Polarity
nMR/OE	CLK	nCLK	Qx0 thru Qx4	input to Output Mode	Polarity
1	0	1	LOW	Differential to Single Ended	Non Inverting
1	1	0	HIGH	Differential to Single Ended	Non Inverting
1	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
1	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
1	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
1	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting

NOTE 1: Please refer to the Application Information section on page 11, Figure 8, which discusses wiring the differential input to accept single ended levels.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DDO}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 47.9^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{\text{DD}} = V_{\text{DDO}} = 3.3 \text{V} \pm 5\%$, Ta =0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				95	mA

Table 4B. LVCMOS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta =0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE		-0.3		0.8	V
I _{IH}	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IL}	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μА
V _{OH}	Output High Voltage		$V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36\text{mA}$	2.6			V
V _{OL}	Output Low Voltage		$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.5	V



Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta =0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	I _{IH} Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I'IH		nCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}		nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			1.8		2.4	V
			DCM, LVHSTL, LVDS, SSTL Levels	0.31		1.3	V

NOTE 1: Common mode voltage is defined as $V_{\rm H}$.

NOTE 2: For single ended applications, the maximum input voltage for CLK and nCLK is $V_{\rm DD}$ + 0.3V.

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta =0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	f ≤ 200MHz	2.2		3.5	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge atV _{DDO} /2			150	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge atV _{DDO} /2			200	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge atV _{DDO} /2			250	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge atV _{DDO} /2			650	ps
t _R	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
t _F	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	f ≤ 200MHz	tCYCLE/2 - 0.5	tCYCLE/2	tCYCLE/2 + 0.5	ns
		f = 200MHz	2	2.5	3	ns
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			6	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at $V_{\rm DDO}/2$.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

Table 4D. Power Supply DC Characteristics, $V_{DD} = 3.3 V \pm 5\%$, $V_{DDO} = 2.5 V \pm 5\%$, Ta = 0°C to 70°C to

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				95	mA

 $\textbf{Table 4E. LVCMOS DC Characteristics, } V_{\text{DD}} = 3.3 \text{V} \pm 5\%, \ V_{\text{DDO}} = 2.5 \text{V} \pm 5\%, \ \text{Ta} = 0 ^{\circ}\text{C to } 70 ^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE		-0.3		0.8	V
I _{IH}	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE	$V_{DD} = V_{IN} = 3.465V$			5	μА
I _{IL}	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_ENO, BANK_EN1, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μА
V _{OH}	Output High Voltage		$V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OL} = -27mA$	1.9			V
V _{OL}	Output Low Voltage		$V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OL} = 27mA$			0.5	V

Table 4F. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
1	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
Input High Curren	nCLK	$V_{DD} = V_{IN} = 3.465V$			5	μA	
	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
IIL		nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			1.8		2.4	V
			DCM, LVHSTL, LVDS, SSTL Levels	0.31		1.3	V

NOTE 1: Common mode voltage is defined as V_{H} . NOTE 2: For single ended applications, the maximum input voltage for CLK and nCLK is V_{DD} + 0.3V.

Low Skew, $\div 1$, $\div 2$ DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	f ≤ 200MHz	2.3		3.6	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{\tiny DDO}/2$			150	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge atV _{DDO} /2			200	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge atV _{DDO} /2			250	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge atV _{DDO} /2			700	ps
t _R	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
t _F	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	f ≤ 200MHz	tCYCLE/2 - 0.5	tCYCLE/2	tCYCLE/2 + 0.5	ns
	. , , ,	f = 200MHz	2	2.5	3	ns
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			6	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at $V_{DDO}/2$.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{\text{DDO}}/2$. NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.


NOTE 5: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.


NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.





PARAMETER MEASUREMENT INFORMATION

















Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR










APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 8 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.



POWER CONSIDERATIONS

For Power Dissipation, please refer to a separate Application Note: Power Dissipation for LVCMOS Buffer.

DRIVER TERMINATION

For LVCMOS Output Termination, please refer to a separate Application Note: LVCMOS Driver Termination.



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}} \text{vs. Air Flow Table}$

θ_{JA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards67.8°C/W55.9°C/W50.1°C/WMulti-Layer PCB, JEDEC Standard Test Boards47.9°C/W42.1°C/W39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8702 is: 1822






TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
SYMBOL	BBC						
	MINIMUM	NOMINAL	MAXIMUM				
N	48						
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.17	0.22	0.27				
С	0.09		0.20				
D	9.00 BASIC						
D1	7.00 BASIC						
D2	5.50 Ref.						
E	9.00 BASIC						
E1	7.00 BASIC						
E2	5.50 Ref.						
е	0.50 BASIC						
L	0.45	0.60	0.75				
θ	0°		7°				
ccc		0.08					

Reference Document: JEDEC Publication 95, MS-026

ICS8702

Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8702BY	ICS8702BY	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8702BY-T	ICS8702BY	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8702 Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS CLOCK GENERATOR

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date	
0	4A	4	Revised IDD row from 70mA Maximum to 95mA Maximum.	8/2/01	
В	4D	6	Revised IDD row from 70mA Maximum to 95mA Maximum.		
	4B	4	Revised V _{IH} row from 3.8 Maximum to V _{DD} + 0.3 Maximum.		
С	4E	6	Revised V_{IH} row from 3.8 Maximum to V_{DD} + 0.3 Maximum.	11/28/01	
		11	Added Power Dissipation and Driver Termination notes.		