

ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER

### GENERAL DESCRIPTION



The ICS8312 is a low skew, 1-to-12 LVCMOS Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8312 single ended clock input accepts LVCMOS or LVTTL input levels. The low


impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines.

The ICS8312 is characterized at full 3.3V, 2.5V, and 1.8V output operating supply modes. Guaranteed output and part-to-part skew characteristics along with the 1.8V output capabilities makes the ICS8312 ideal for high performance, single ended applications that also required a limited output voltage.


### **F**EATURES

- 12 LVCMOS outputs
- LVCMOS clock input
- Maximum output frequency up to 250MHz
- Output skew: 80ps (typical)
- Part-to-part skew: TBD
- Full 3.3V, 2.5V, and 1.8V operating supply modes
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



32-Lead LQFP 7mm x 7mm x 1.4mm Y Pacakge Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



# ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 5, 8, 12, 16, 17, 21, 25, 29	GND	Power		Power supply ground. Connect to ground.
2, 7	$V_{_{\mathrm{DD}}}$	Power		Positive supply pins. Connect 3.3, 2.5V, or 1.8V.
3	CLK_EN	Input	Pullup	Synchronous control for enabling and disabling clock outputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Clock input. LVCMOS interface level.
6	OE	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q0 thru Q11.
9, 11, 13, 15, 18, 20, 22, 24, 26, 28, 30, 32	Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Q0 thru Q11 outputs. $10\Omega$ typical output impedance.
10, 14, 19, 23, 27, 31	V <sub>DDO</sub>	Power		Output supply pins. Connect 3.3V, 2.5V, 1.8V.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4	pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>out</sub>	Output Impedance			10		Ω

### TABLE 3A. OUTPUT ENABLE AND CLOCK ENABLE FUNCTION TABLE

Contro	l Inputs	Output
OE	CLK_EN	Q0 thru Q11
0	Х	Hi-Z
1	0	LOW
1	1	Follows CLK input

### TABLE 3B. CLOCK INPUT FUNCTION TABLE

	Inputs				
OE	CLK_EN	CLK_EN CLK			
1	1	0	LOW		
1	1	1	HIGH		



ICS8312

Low Skew, 1-TO-12 LVCMOS FANOUT BUFFER

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage,  $V_{DDx}$  4.6V

 $\begin{array}{ll} \text{Input Voltage, V}_{\text{\tiny I}} & -0.5\text{V to V}_{\text{\tiny DD}} + 0.5\text{V} \\ \text{Outputs Voltage, V}_{\text{\tiny O}} & -0.5\text{V to V}_{\text{\tiny DD}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta \text{JA} & 47.9^{\circ}\text{C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$ 

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			0		mA
I <sub>DDO</sub>	Output Supply Current			0		mA

Table 4B. LVCMOS DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK		2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Imput High voltage	CLK_EN, OE		2		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage	CLK		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE		-0.3		0.8	V
	Innut High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I <sub>IH</sub>	Input High Current	CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
,	Input Low Current	CLK_EN, OE	$V_{DD} = 3.465, V_{IN} = 0V$	-150			μΑ
' <sub>IL</sub>	Imput Low Current	CLK_SEL	$V_{DD} = 3.465, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage	; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{ppo}/2$ . See page 7, Figure 1A, 3.3V Load Test Circuit.



# **ICS8312**

Low Skew, 1-TO-12 LVCMOS FANOUT BUFFER

Table 5A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay Low to High; NOTE 1	f ≤ 250MHz		2.2		ns
tp <sub>HL</sub>	Propagation Delay High to Low; NOTE 1	f ≤ 250MHz				ns
tsk(o)	Output Skew; NOTE 2, 5			80		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5			TBD		ps
t <sub>R</sub>	Output Rise Time; NOTE 4	30% to 70%		300		ps
t <sub>F</sub>	Output Fall Time; NOTE 4	30% to 70%		300		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 4			TBD		ns
t <sub>DIS</sub>	Output Disable TIme; NOTE 4			TBD		ns

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .

NOTE 3: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 4C. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	٧
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	٧
I <sub>DD</sub>	Power Supply Current			0		mA
I <sub>DDO</sub>	Output Supply Current			0		mA



Low Skew, 1-to-12 LVCMOS FANOUT BUFFER

**Table 4D. LVCMOS DC Characteristics,**  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK		2		$V_{DD} + 0.3$	V
V <sub>IH</sub>	Imput High voltage	CLK_EN, OE		2		$V_{DD} + 0.3$	V
V	Input Low Voltage	CLK		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE		-0.3		0.8	V
	Input High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 2.625V$			5	μΑ
I <sub>IH</sub>	Input High Current	CLK_SEL	$V_{DD} = V_{IN} = 2.625V$			150	μΑ
	Input Low Current	CLK_EN, OE	$V_{DD} = 2.625V, V_{IN} = 0V$	-150			μΑ
' <sub>IL</sub>	Imput Low Current	CLK_SEL	$V_{DD} = 2.625V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage	; NOTE 1		1.8			V
V <sub>OL</sub>	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>DDO</sub>/2. See page 7, Figure 1B, 2V Load Test Circuit.

Table 5B. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay Low to High; NOTE 1	f≤ 250MHz		2.2		ns
tp <sub>HL</sub>	Propagation Delay High to Low; NOTE 1	f≤ 250MHz				ns
tsk(o)	Output Skew; NOTE 2, 5			80		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5			TBD		ps
t <sub>R</sub>	Output Rise Time; NOTE 4	30% to 70%		330		ps
t <sub>F</sub>	Output Fall Time; NOTE 4	30% to 70%		330		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 4			TBD		ns
t <sub>DIS</sub>	Output Disable TIme; NOTE 4			TBD		ns

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-TO-12 LVCMOS FANOUT BUFFER

Table 4E. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		1.6	1.8	2.0	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current			0		mA
I <sub>DDO</sub>	Output Supply Current			0		mA

Table 4F. LVCMOS DC Characteristics,  $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK		2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Imput High voltage	CLK_EN, OE		2		V <sub>DD</sub> + 0.3	V
\/	Input Low Voltage	CLK		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE		-0.3		0.8	V
	Input High Current	CLK_EN, OE	$V_{DD} = V_{IN} = 2.625V$			5	μΑ
I'IH	Imput riigh Current	CLK_SEL	$V_{DD} = V_{IN} = 2.625V$			150	μΑ
	Input Low Current	CLK_EN, OE	$V_{DD} = 2.625V, V_{IN} = 0V$	-150			μA
I <sub>IL</sub>	Input Low Current	CLK_SEL	$V_{DD} = 2.625V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage	; NOTE 1		1.15			V
V <sub>OL</sub>	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See page 8, Figure 1C, 1.8V Load Test Circuit.

**Table 5C. AC Characteristics,**  $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					MHz
tp <sub>LH</sub>	Propagation Delay Low to High; NOTE 1	f ≤ MHz		3.3		ns
tp <sub>HL</sub>	Propagation Delay High to Low; NOTE 1	$f \leq MHz$				ns
tsk(o)	Output Skew; NOTE 2, 5			80		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5			TBD		ps
t <sub>R</sub>	Output Rise Time; NOTE 4	30% to 70%		280		ps
t <sub>F</sub>	Output Fall Time; NOTE 4	30% to 70%		280		ps
odc	Output Duty Cycle			50		%
t <sub>EN</sub>	Output Enable Time; NOTE 4			TBD		ns
t <sub>DIS</sub>	Output Disable TIme; NOTE 4			TBD		ns

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .


NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

# ICS8312

Low Skew, 1-TO-12 LVCMOS FANOUT BUFFER

# PARAMETER MEASUREMENT INFORMATION










# ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER










### ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER









ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER

# **RELIABILITY INFORMATION**

Table 7.  $\theta_{JA} \text{vs. Air Flow Table}$ 

## $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for ICS8312 is: 339

# ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER




TABLE 6. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS								
0.000	ВВА							
SYMBOL	MINIMUM NOMINAL		MAXIMUM					
N	32							
Α			1.60					
A1	0.05		0.15					
A2	1.35	1.40	1.45					
b	0.30	0.37	0.45					
С	0.09		0.20					
D	9.00 BASIC							
D1	7.00 BASIC							
D2	5.60 Ref.							
E	9.00 BASIC							
E1	7.00 BASIC							
E2	5.60 Ref.							
е	0.80 BASIC							
L	0.45	0.60	0.75					
θ	0°		7°					
ccc		0.10						

Reference Document: JEDEC Publication 95, MS-026



ICS8312

Low Skew, 1-to-12 LVCMOS FANOUT BUFFER

### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8312AY	ICS8312AY	32 Lead LQFP	250 per tray	0°C to 70°C
ICS8312AYT	ICS8312AY	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.