



QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS SYNCHRO- SWITCH™ DUAL 4:1 MUX/DEMUX WITH ACTIVE TERMINATORS

IDTQS3ST253

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 2 banks of 4:1 Mux/Demux
- Port select synchronous to the clock
- Undershoot clamp diodes on all switch and control pins
- Clock enable and Asynchronous enable
- “Bus-hold” terminators on the Demux side
- Asynchronous SEL option
- Break-before-make feature
- Available in 20-pin QSOP Packages
- Bus-hold eliminates floating bus lines and reduces static power consumption

APPLICATIONS

- Video, audio, graphics switching, muxing


DESCRIPTION:

The QS3ST253 is a high-speed CMOS dual 4:1 multiplexer/demultiplexer with active terminators (bus-hold circuits) on the demux side. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A, B, C, or D port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bi-directional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.


The bus-hold circuits latch the last data driven on the demux side, providing infinite hold time and glitch-free signal transitions. Synchronous controls and bus-hold ease timing constraints in many high speed data mux/demux applications, such as bank interleaving.

The QS3ST253 is characterized for operation at -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	– 0.5 to +7	V
VTERM ⁽³⁾	DC Switch Voltage Vs	– 0.5 to +7	V
VTERM ⁽³⁾	DC Input Voltage VIN	– 0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤20ns)	–3	V
IOUT	DC Output Current	120	mA
PMAX	Maximum Power Dissipation (TA = 85°C)	.82	W
TSTG	Storage Temperature	– 65 to +150	°C

NOTES:

Control Inputs							Port Status	
$\overline{\text{SYNC}}$	$\overline{\text{OE}}_0$	$\overline{\text{OE}}_1$	CLK	$\overline{\text{CLKEN}}$	SEL ₀	SEL ₁	Y ₀	Y ₁
L	L	L	↑	L	L	L	A ₀	A ₁
L	L	L	↑	L	H	L	B ₀	B ₁
L	L	L	↑	L	L	H	C ₀	C ₁
L	L	L	↑	L	H	H	D ₀	D ₁
L	H	H	↑	L	X	X	Hold Previous Data ⁽²⁾ (Switch OFF)	Hold Previous Data ⁽²⁾ (Switch OFF)
L	L	L	↑	H	X	X	Hold Previous Mux connection ⁽³⁾ (Switch ON)	Hold Previous Mux connection ⁽³⁾ (Switch ON)
L	H	H	↑	H	X	X	Hold Previous Data ⁽⁴⁾ (Switch OFF)	Hold Previous Data ⁽⁴⁾ (Switch OFF)
H	L	L	X	X	L	L	A ₀	A ₁
H	L	L	X	X	H	L	B ₀	B ₁
H	L	L	X	X	L	H	C ₀	C ₁
H	L	L	X	X	H	H	D ₀	D ₁
H	H	H	X	X	X	X	Hold Previous Data ⁽²⁾ (Switch OFF)	Hold Previous Data ⁽²⁾ (Switch OFF)

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = Low-to-High Transition
2. Mux switches are turned off and the terminators (last value latches) hold the previous data state. The port connections can be changed by the SEL input.
3. The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).
4. The contents of the "Mux select register" are unchanged and the last value latch holds the previous data state.


DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2	—	—	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	—	—	0.8	V

I

TYPICAL ON RESISTANCE vs VIN AT VCC = 5V



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	3	μA
ΔI _{CC}	Power Supply Current per Control Input HIGH ⁽²⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	1.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	V _{CC} = Max., A/B/C/D and Y pins open Control Input Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TLL driven input (V_{IN} = 3.4V, control inputs only). A/B/C/D and Y pins do not contribute to ΔI_{CC}.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A/B/C/D and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 10%


C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit
t _{PLH} t _{PHL}	Data Propagation Delays ^(1,2) A/B/C/D to Y, Y to A/B/C/D	—	0.25	—	ns
t _{SEC}	Clock Enable to Clock Setup Time	3	—	—	ns
t _{HEC}	Clock Enable to Clock Hold Time	0	—	—	ns
t _{CSO}	Clock to Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _{ASO}	Asynchronous Select to Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _w	Clock Pulse Width HIGH	3	—	—	ns
t _{SCS}	SEL to Clock Setup Time	3	—	—	ns
t _{HCS}	SEL to Clock Hold Time	0	—	—	ns
t _{PZL} t _{PZH}	Asynchronous Enable to Switch Turn-On Delay ⁽³⁾	1.5	—	5.2	ns
t _{PLZ} t _{PHZ}	Asynchronous Enable to Switch Turn-Off Delay ^(1,3)	1.5	—	4.8	ns

NOTES:


- This parameter is guaranteed but not production tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- Minimums guaranteed but not production tested.

TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION




EXAMPLE: PORT A TO PORT D/PORT Y

TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION



EXAMPLE: PORT A/PORT D TO PORT Y

TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION



I_{BH} +500

Sinking
Current
(+)

I_{BHL} → +60

+60 I_{BHL}

I_{BH} → +20
 I_{BH} → -20

I_{BHH} → -60

-60 I

V_{IH}

0.8V

2V

ORDERING INFORMATION

IDTQS	XXXXX	XX	X		
	Device Type	Package	Process		
				Blank	Industrial (-40°C to +85°C)
				Q	Quarter Size Small Outline Package (SO20-8)
				3ST253	High Speed CMOS SynchroSwitch Dual 4:1 Mux/Demux with Active Terminators



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.