

IRF7380

HEXFET® Power MOSFET


Applications

- High frequency DC-DC converters

V_{DS}	R_{DS(on)} max	I_D
80V	73mΩ@V_{GS} = 10V	3.6A

Benefits

- Low Gate to Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{oss} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	80	V
V _{GS}	Gate-to-Source Voltage	± 20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	3.6 ^⑥	A
I _D @ T _A = 100°C	Continuous Drain Current, V _{GS} @ 10V	2.9	
I _{DM}	Pulsed Drain Current ^①	29	
P _D @ T _A = 25°C	Maximum Power Dissipation	2.0	W
	Linear Derating Factor	0.02	W/°C
dv/dt	Peak Diode Recovery dv/dt ^③	2.3	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJL}	Junction-to-Drain Lead	—	20	°C/W
R _{θJA}	Junction-to-Ambient (PCB Mount) *	—	50	

Notes ^① through ^⑥ are on page 8
www.irf.com

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	80	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.09	—	V/°C	Reference to $25^\circ\text{C}, I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	61	73	m Ω	$V_{GS} = 10V, I_D = 2.2A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 80V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 64V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20V$

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
gfs	Forward Transconductance	4.3	—	—	S	$V_{DS} = 25V, I_D = 2.2A$
Q_g	Total Gate Charge	—	15	23	nC	$I_D = 2.2A$
Q_{gs}	Gate-to-Source Charge	—	2.9	—		$V_{DS} = 40V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	4.5	—		$V_{GS} = 10V$ ④
$t_{d(on)}$	Turn-On Delay Time	—	9.0	—	ns	$V_{DD} = 40V$
t_r	Rise Time	—	10	—		$I_D = 2.2A$
$t_{d(off)}$	Turn-Off Delay Time	—	41	—		$R_G = 24\Omega$
t_f	Fall Time	—	17	—		$V_{GS} = 10V$ ④
C_{iss}	Input Capacitance	—	660	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	110	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	15	—		$f = 1.0MHz$
C_{oss}	Output Capacitance	—	710	—		$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C_{oss}	Output Capacitance	—	72	—		$V_{GS} = 0V, V_{DS} = 64V, f = 1.0MHz$
$C_{oss\ eff.}$	Effective Output Capacitance	—	140	—		$V_{GS} = 0V, V_{DS} = 0V\ to\ 64V$ ⑤

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②⑥	—	75	mJ
I_{AR}	Avalanche Current ①	—	2.2	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	3.6	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	29	A	
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 2.2A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	50	—	ns	$T_J = 25^\circ\text{C}, I_F = 2.2A, V_{DD} = 40V$
Q_{rr}	Reverse Recovery Charge	—	110	—	nC	$di/dt = 100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Ambient Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12. On-Resistance Vs. Drain Current




Fig 13. On-Resistance Vs. Gate Voltage




Fig 14a&b. Basic Gate Charge Test Circuit and Waveform




Fig 15a&b. Unclamped Inductive Test circuit and Waveforms







Fig 15c. Maximum Avalanche Energy Vs. Drain Current

SO-8 Package Details




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°



NOTES:


1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- ⑤ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [0.006].
- ⑥ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [0.010].
- ⑦ DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

FOOTPRINT



SO-8 Part Marking


EXAMPLE: THIS IS AN IRF7101 (MOSFET)




IRF7380

International
IR Rectifier

SO-8 Tape and Reel



- NOTES:
1. CONTROLLING DIMENSION : MILLIMETER.
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- NOTES:
1. CONTROLLING DIMENSION : MILLIMETER.
 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 31\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 2.2\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ When mounted on 1 inch square copper board.
- ⑤ C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑥ $I_{SD} \leq 2.2\text{A}$, $di/dt \leq 220\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 150^\circ\text{C}$.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.08/02

www.irf.com