

SMPS MOSFET IRFPS40N50L

Applications

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

HEXFET® Power MOSFET

V_{DSS}	R_{DS(on)} typ.	T_{rr} typ.	I_D
500V	0.087Ω	170ns	46A

Features and Benefits

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.



SUPER TO-247AC

Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	46	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	29	A
I _{DM}	Pulsed Drain Current ①	180	
P _D @ T _C = 25°C	Power Dissipation	540	W
	Linear Derating Factor	4.3	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
dv/dt	Peak Diode Recovery dv/dt ②	25	V/ns
T _J	Operating Junction and	-55 to + 150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	46	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	180		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _J = 25°C, I _S = 46A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	170	250	ns	T _J = 25°C, I _F = 46A
		—	220	330		T _J = 125°C, di/dt = 100A/μs ④
Q _{rr}	Reverse Recovery Charge	—	705	1060	nC	T _J = 25°C, I _S = 46A, V _{GS} = 0V ④
		—	1.3	2.0		T _J = 125°C, di/dt = 100A/μs ④
I _{RRM}	Reverse Recovery Current	—	9.0	—	A	T _J = 25°C
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

IRFPS40N50L

International
Rectifier

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.60	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.087	0.100	Ω	$V_{GS} = 10\text{V}, I_D = 28\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	50	μA	$V_{DS} = 500\text{V}, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 400\text{V}, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -30\text{V}$
R_G	Internal Gate Resistance	—	0.90	—	Ω	f = 1MHz, open drain

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	21	—	—	S	$V_{DS} = 50\text{V}, I_D = 46\text{A}$
Q_g	Total Gate Charge	—	—	380		$I_D = 46\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	80	nC	$V_{DS} = 400\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	190		$V_{GS} = 10\text{V}, \text{See Fig. 7 \& 15}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	27	—		$V_{DD} = 250\text{V}$
t_r	Rise Time	—	170	—	ns	$I_D = 46\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	50	—		$R_G = 0.85\Omega$
t_f	Fall Time	—	69	—		$V_{GS} = 10\text{V}, \text{See Fig. 14a \& 14b}$ ④
C_{iss}	Input Capacitance	—	8110	—		$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	960	—		$V_{DS} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	130	—		$f = 1.0\text{MHz}, \text{See Fig. 5}$
C_{oss}	Output Capacitance	—	11200	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	240	—		$V_{GS} = 0\text{V}, V_{DS} = 400\text{V}, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	440	—		$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 400\text{V}$ ⑤
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	310	—		

Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ⑥	—	920	mJ
I_{AR}	Avalanche Current ①	—	46	A
E_{AR}	Repetitive Avalanche Energy ①	—	54	mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	0.23	
$R_{\theta\text{CS}}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta\text{JA}}$	Junction-to-Ambient	—	40	°C/W

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 11).
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.86\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 46\text{A}$. (See Figure 12).
- ③ $I_{SD} \leq 46\text{A}$, $dI/dt \leq 367\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$.
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ $C_{oss \text{ eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} . $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that stores the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
vs. Temperature

IRFPS40N50L

International
Rectifier




Fig 5. Typical Capacitance vs.
Drain-to-Source Voltage




Fig 6. Typ. Output Capacitance
Stored Energy vs. V_{DS}




Fig 7. Typical Gate Charge vs.
Gate-to-Source Voltage




Fig 8. Typical Source-Drain Diode
Forward Voltage




Fig 9. Maximum Drain Current vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFPS40N50L

International
Rectifier




Fig 12. Maximum Safe Operating Area




Fig 13. Maximum Avalanche Energy vs. Drain Current




Fig 14a. Unclamped Inductive Test Circuit




Fig 14b. Unclamped Inductive Waveforms




Fig 15a. Gate Charge Test Circuit
6






Fig 15b. Basic Gate Charge Waveform
www.irf.com

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices


Fig 16. For N-Channel HEXFET® Power MOSFETs

IRFPS40N50L

SUPER TO-247AC Package Outline

Dimensions are shown in millimeters (inches)

International
IR Rectifier



Data and specifications subject to change without notice.
This product has been designed and qualified for the industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 07/03