3.3V CMOS OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC543A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,
 0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC543A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:


The LVC543A octal registered transceiver is built using advanced dual metal CMOS technology. The device contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latchenable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data to B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} places the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

The LVC543A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.


FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
lout	DC Output Current	- 50 to +50	mA
lik	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		01.1/0

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF
Cı/o	I/O Port Capacitance	VIN = 0V	6.5	8	pF
					8LVC Link

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
<u>LEBA</u>	B-to-A Latch Enable Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs

FUNCTION TABLE (1, 2)

	Inputs				
CEAB	LEAB	OEAB	Ax	Вх	
Н	Х	Х	Х	Z	
Х	Х	Н	Χ	Z	
L	Н	L	Х	B_0	
L	L	L	L	L	
L	L	L	Н	Н	

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance
 - B₀ = Output level before the indicated steady-state input conditions were established.
- 2. A-to-B data flow is shown; B-to-A flow control is similar, but uses CEBA, LEBA, and OEBA.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C To +85°C

Symbol	Parameter	Т	est Conditions	Min.	Тур.(1)	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	٧
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	1
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozL	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	≤ 5.5V	_	_	±50	μA
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18	BmA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl Icch	Quiescent Power Supply Current	Vcc = 3.6V	Vin = GND or Vcc	_	_	10	μA
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	1
ΔΙCC	Quiescent Power Supply Current Variation	· ·	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	500	μA 8LVC Link

NOTES

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Cor	Min.	Max.	Unit	
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	_	0.4	
		Vcc = 3.0V	IoL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V \pm 0.3V, T_{A} = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power dissipation capacitance per transceiver outputs enabled	CL = 0pf, f = 10Mhz	49	pF
CPD	Power dissipation capacitance per transceiver outputs disabled		6	pF

SWITCHING CHARACTERISTICS (1)

		V cc = 2	2.5±0.2V	V cc =	= 2.7V	Vcc = 3.	3V±0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	_	_	_	8	1	7	ns
tphl	Ax to Bx or Bx to Ax							
tplh	Propagation Delay	_	_	_	9.5	1.2	8.5	ns
tphl	LEBA or LEAB to Ax or Bx							
tpzh	Output Enable Time	_	_	_	9.2	1.3	7.7	ns
tpzL	CEBA or CEAB to Ax or Bx							
tpzh	Output Enable Time	_	_	_	9.3	1.3	8	ns
tPZL	OEBA or OEAB to Ax or Bx							
tphz	Output Disable Time	_	_	_	7.5	1	7	ns
tPLZ	CEBA or CEAB to Ax or Bx							
tphz	Output Disable Time	1	_	-	7.5	1	7	ns
tPLZ	OEBA or OEAB to Ax or Bx							
tsu	Set-up Time HIGH or LOW	_	_	3.3	_	3.3	_	ns
	Ax or Bx to TEAB↑ or TEBA↑, CEAB↑ or CEBA↑							
tH	Hold Time HIGH or LOW	_	_	1.6	_	1.6	_	ns
	Ax or Bx to TEAB↑ or TEBA↑, CEAB↑ or CEBA↑							
tw	Pulse Duration, LEAB or LEBA, CEAB or CEBA LOW			2.1	_	2.1	_	ns
tsk(0)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps

NOTES:

^{1.} See test circuits and waveforms. $TA = -40^{\circ}C$ to $+85^{\circ}C$.


^{2.} Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
			8	LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.

 $\mathsf{RT} = \mathsf{Termination}$ resistance: should be equal to ZouT of the Pulse Generator.


NOTES:

- 1. Pulse Generator for All Pulses: Rate ≤ 10MHz: tF ≤ 2.5ns: tR ≤ 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - tsk (x)




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES: 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 for 408-403-8674

fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.