



3.3V CMOS OCTAL REGISTERED TRANSCIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC543A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of - 40°C to +85°C
- V_{CC} = 3.3V ± 0.3V, Normal Range
- V_{CC} = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC543A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:


The LVC543A octal registered transceiver is built using advanced dual metal CMOS technology. The device contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{\text{CEAB}}$) input must be low to enter data from A or to output data to B. If $\overline{\text{CEAB}}$ is low and $\overline{\text{LEAB}}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{\text{LEAB}}$ places the A latches in the storage mode. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.


The LVC543A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| Symbol | Description | Max. | Unit |
|------------------------------------|---|---------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | – 0.5 to +6.5 | V |
| T _{STG} | Storage Temperature | – 65 to +150 | °C |
| I _{OUT} | DC Output Current | – 50 to +50 | mA |
| I _{IK} I _{OK} | Continuous Clamp Current, V _I < 0 or V _O < 0 | – 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

8LVC

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 5.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 6.5 | 8 | pF |

8LVC Link

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description |
|-------------------|--|
| \overline{OEAB} | A-to-B Output Enable Input (Active LOW) |
| \overline{OEBA} | B-to-A Output Enable Input (Active LOW) |
| \overline{CEAB} | A-to-B Enable Input (Active LOW) |
| \overline{CEBA} | B-to-A Enable Input (Active LOW) |
| \overline{LEAB} | A-to-B Latch Enable Input (Active LOW) |
| \overline{LEBA} | B-to-A Latch Enable Input (Active LOW) |
| A _x | A-to-B Data Inputs or B-to-A 3-State Outputs |
| B _x | B-to-A Data Inputs or A-to-B 3-State Outputs |

FUNCTION TABLE ^(1, 2)

| Inputs | | | | Outputs |
|-------------------|-------------------|-------------------|----------------|----------------|
| \overline{CEAB} | \overline{LEAB} | \overline{OEAB} | A _x | B _x |
| H | X | X | X | Z |
| X | X | H | X | Z |
| L | H | L | X | B ₀ |
| L | L | L | L | L |
| L | L | L | H | H |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
B₀ = Output level before the indicated steady-state input conditions were established.
- A-to-B data flow is shown; B-to-A flow control is similar, but uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ To $+85^{\circ}\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-------------------------------------|--|--|--|------|---------------------|----------|---------------|
| V_{IH} | Input HIGH Voltage Level | $V_{CC} = 2.3\text{V to } 2.7\text{V}$ | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7\text{V to } 3.6\text{V}$ | | 2 | — | — | |
| V_{IL} | Input LOW Voltage Level | $V_{CC} = 2.3\text{V to } 2.7\text{V}$ | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7\text{V to } 3.6\text{V}$ | | — | — | 0.8 | |
| I_{IH} I_{IL} | Input Leakage Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0 \text{ to } 5.5\text{V}$ | — | — | ± 5 | μA |
| I_{OZH} I_{OZL} | High Impedance Output Current (3-State Output pins) | $V_{CC} = 3.6\text{V}$ | $V_O = 0 \text{ to } 5.5\text{V}$ | — | — | ± 10 | μA |
| I_{OFF} | Input/Output Power Off Leakage | $V_{CC} = 0\text{V}$, V_{IN} or $V_O \leq 5.5\text{V}$ | | — | — | ± 50 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | $V_{CC} = 3.3\text{V}$ | | — | 100 | — | mV |
| I_{CCL} I_{CCH} I_{CCZ} | Quiescent Power Supply Current | $V_{CC} = 3.6\text{V}$ | $V_{IN} = \text{GND or } V_{CC}$ | — | — | 10 | μA |
| | | | $3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$ | — | — | 10 | |
| ΔI_{CC} | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND | | — | — | 500 | μA |

8LVC Link

NOTES:

- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.
- This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|----------|---------------------|--|--------------------------|----------------|------|------|
| V_{OH} | Output HIGH Voltage | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OH} = -0.1\text{mA}$ | $V_{CC} - 0.2$ | — | V |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OH} = -6\text{mA}$ | 2 | — | |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OH} = -12\text{mA}$ | 1.7 | — | |
| | | $V_{CC} = 2.7\text{V}$ | | 2.2 | — | |
| | | $V_{CC} = 3.0\text{V}$ | | 2.4 | — | |
| | | $V_{CC} = 3.0\text{V}$ | $I_{OH} = -24\text{mA}$ | 2.2 | — | |
| V_{OL} | Output LOW Voltage | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OL} = 0.1\text{mA}$ | — | 0.2 | V |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OL} = 6\text{mA}$ | — | 0.4 | |
| | | | $I_{OL} = 12\text{mA}$ | — | 0.7 | |
| | | $V_{CC} = 2.7\text{V}$ | $I_{OL} = 12\text{mA}$ | — | 0.4 | |
| | | $V_{CC} = 3.0\text{V}$ | $I_{OL} = 24\text{mA}$ | — | 0.55 | |

8LVC Link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

OPERATING CHARACTERISTICS, $V_{CC} = 3.3V \pm 0.3V$, $T_A = 25^\circ C$

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|--|---------------------|---------|------|
| CPD | Power dissipation capacitance per transceiver outputs enabled | CL = 0pf, f = 10Mhz | 49 | pF |
| CPD | Power dissipation capacitance per transceiver outputs disabled | | 6 | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | VCC = 2.5±0.2V | | VCC = 2.7V | | VCC = 3.3V±0.3V | | Unit |
|--------------|--|----------------|------|------------|------|-----------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| tPLH tPHL | Propagation Delay Ax to Bx or Bx to Ax | — | — | — | 8 | 1 | 7 | ns |
| tPLH tPHL | Propagation Delay \overline{LEBA} or \overline{LEAB} to Ax or Bx | — | — | — | 9.5 | 1.2 | 8.5 | ns |
| tpZH tpZL | Output Enable Time \overline{CEBA} or \overline{CEAB} to Ax or Bx | — | — | — | 9.2 | 1.3 | 7.7 | ns |
| tpZH tpZL | Output Enable Time \overline{OEBA} or \overline{OEAB} to Ax or Bx | — | — | — | 9.3 | 1.3 | 8 | ns |
| tpHZ tplZ | Output Disable Time \overline{CEBA} or \overline{CEAB} to Ax or Bx | — | — | — | 7.5 | 1 | 7 | ns |
| tpHZ tplZ | Output Disable Time \overline{OEBA} or \overline{OEAB} to Ax or Bx | — | — | — | 7.5 | 1 | 7 | ns |
| tsu | Set-up Time HIGH or LOW Ax or Bx to $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$, $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$ | — | — | 3.3 | — | 3.3 | — | ns |
| th | Hold Time HIGH or LOW Ax or Bx to $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$, $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$ | — | — | 1.6 | — | 1.6 | — | ns |
| tw | Pulse Duration, \overline{LEAB} or \overline{LEBA} , \overline{CEAB} or \overline{CEBA} LOW | — | — | 2.1 | — | 2.1 | — | ns |
| tSK(0) | Output Skew ⁽²⁾ | — | — | — | — | — | 500 | ps |

NOTES:

1. See test circuits and waveforms. $T_A = -40^\circ C$ to $+85^\circ C$.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | $V_{CC}^{(1)} = 3.3V \pm 0.3V$ | $V_{CC}^{(1)} = 2.7V$ | $V_{CC}^{(2)} = 2.5V \pm 0.2V$ | Unit |
|------------|--------------------------------|-----------------------|--------------------------------|------|
| V_{LOAD} | 6 | 6 | $2 \times V_{CC}$ | V |
| V_{IH} | 2.7 | 2.7 | V_{CC} | V |
| V_T | 1.5 | 1.5 | $V_{CC}/2$ | V |
| V_{LZ} | 300 | 300 | 150 | mV |
| V_{HZ} | 300 | 300 | 150 | mV |
| C_L | 50 | 50 | 30 | pF |

BLVC Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

| Test | Switch |
|-----------------|------------|
| Open Drain | V_{LOAD} |
| Disable Low | |
| Enable Low | |
| Disable High | GND |
| Enable High | |
| All Other tests | Open |

BLVC Link

OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

NOTES:


1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



LVC Link

ENABLE AND DISABLE TIMES




LVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



LVC Link

PULSE WIDTH



LVC Link

ORDERING INFORMATION

| IDT | XX | LVC | X | XXXX | XX | | |
|-------------|----|-----|----------|-------------|---------|--|--|
| Temp. Range | | | Bus-Hold | Device Type | Package | | |
| | | | | | SO | Small Outline IC (gull wing) (SO24-2) | |
| | | | | | PY | Shrink Small Outline Package (SO24-7) | |
| | | | | | Q | Quarter Size Small Outline Package (SO24-8) | |
| | | | | | PG | Thin Shrink Small Outline Package (SO24-9) | |
| | | | | 543A | | Octal Registered Transceiver with 3-State Outputs, $\pm 24\text{mA}$ | |
| | | | Blank | | | No Bus-hold | |
| | | | | 74 | | -40°C to $+85^{\circ}\text{C}$ | |



CORPORATE HEADQUARTERS

2975 Stender Way
 Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.