


Approved Product

PRODUCT FEATURES

- Supports Pentium[®], Pentium[®] II, M2, & K6 CPUs.
- Designed to the 440LX specification
- Supports Synchronous and Asynchronous PCI.
- 4 CPU / AGP clocks
- Up to 12 SDRAM clocks for 3 DIMMs.
- 7 PCI synchronous clocks.
- Optional common or mixed supply mode: (VDD = VDDC = VDDP = VDDSD = VDDI = 3.3V) or (VDD = VDDC = VDDSD = VDDP = 3.3V, VDDI = VDDC = 2.5)
- < 250 pS skew among CPU or SDRAM clocks.</p>
- < 250 pS skew among PCI clocks.</p>
- I²C 2-Wire serial interface
- Programmable registers featuring:
 - Jumperless frequency selection
 - enable/disable each output pin
 - mode as tri-state, test, or normal
- Power Management Capability.
- IOAPIC clocks for multiprocessor support.
- 48 MHz for USB support
- Internal Crystal Load Capacitors.
- 48-pin SSOP package
- Spread Spectrum Technology for EMI rejuction



	FREQUENCY TABLE (MHz)							
S2	S1	S0	CPU	PCI				
0	0	0	50.11	25.06				
0	0	1	75.17	30.07				
0	1	0	83.52	41.76				
0	1	1	69.80	34.90				
1	0		3.52	33.41				
1	0	1	75.17	37.59				
1		0	6°.4	30.07				
1	1	1	⊍6.82*	33.41*				

* Sy ports spread rectrum

CONNECTION DIAGRAM 48 RLf0 = 2 47 VSS □ 3 46 □ REF1 / CS# XIN \Box 4 45 = vss XOUT -5 □ CPU0 44 VDDP □ 6 43 CPU1 PCI F/S1 = 7 42 PCI0 / S2 = CPU2 8 41 VSS □ 9 □ CPU3 40 □ vss PCI1 -10 39 PCI2 = 11 38 □ SDRAM0 PCI3 -37 □ SDRAM1 12 PCI4 □ 13 36 □ VDDSD0 VDDP □ 14 35 ── SDRAM2 PCI5 / PS# = 15 34 □ SDRAM3 VSS □ 16 33 □ VSS SDRAM11 □ 17 32 □ SDRAM4 SDRAM10 = 18 31 □ SDRAM5 □ VDDSD1 VDDSD2 □ 19 30 SDRAM9 -20 29 □ SDRAM6 SDRAM8 -21 28 □ SDRAM7 22 27 □ VSS vss ⊏ SDATA = 23 26 □ 48 MHz / S0 SDCLK = 25 □ 24 MHz / Mode

 $\underline{\text{NOTE}}$: Purchase of l^2C components of International Microcircuits, Inc. or one of its sublicensed Associated Companies conveys a license under the Phillips l^2C Patent Rights to use these components in an l^2C system, provided that the system conforms to the l^2C Standard Specification as defined by Phillips.



*I'C Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards.*Approved Product

	PIN DESCRIPTION								
Pin Number	Pin Name	PWR	I/O	Description					
4	Xin	VDD	I	These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal (nominally 14.318 MHz). Xin may also serve as input for an externally generated reference					
5	Xout	VDD	0	signal. If the external input is used, Pin 5 is left unconnected.					
7	PCI_F	VDDP	0	This is a bi-directional pin. During power up, this pin is an input for frequency selection S1 control bit (see par 3.1, and app note on page 12) and sets the bit to its initial state. A' a fixed period of time (see					
	S1	VDD	 *	fig.1, page 3), this pin becomes a log skew PC' clock output that does not stop when PS# (pin 15 or I ² C mister bit sasserted.					
8	PCI0	VDDP	0	This is a bi-directional pin. Dring poor p, this pin an input for frequency selection S2 complibit (see pre1, and prod of time (see fig. 1, and sets the bit to its initiate. After a prod of time (see fig. 1,					
	S2	VDD	 *	page 3), this pin becomes a long skew PCI closs output that stops when PS# (pin 15 or its ¹² C register b. is asserted.					
10, 11, 12, 13	PCI (1:4)	VDDP	0	Low skew (<2F pS) clock outputs PCI frequencies.					
15	PCI5	VDDP	0	IF MODE=* is pin becomes low skew (<250 pS) clock outputs for PCI frequenci					
	PS#	VDD	 *	If MODE=0 t. s pin cont s whether the PCI clock outputs (except for PCI-F) are bled (set a logic 1) or disabled (set to a logic 0)					
44, 43, 41, 40	CPU(0:3)	VDDC	0	ow skew (<250 p. \ ' \ ' \ outputs for host frequencies such as CPU, \ 'P, Chipset, Cache					
38, 37, 35, 34, 32, 31, 29, 28, 21, 20, 18, 17	SDRAM(0:11)	VDDSD(0:2)	0	Sy. ronous DR M DIM clocks.					
47	IOAPIC	VDDI	0	L 'ereo of the crystal oscillator (nominally 14.31818 MHz).					
46	REF1	VDD	0	IF . DDE=1 this pin becomes a buffered copy of the internal crystal osc tor (nominally 14.31818 MHz)					
	CS#	VDD		If I DE=0 then this pin controls whether the CPU clock outputs are abled (set to a logic 1) or disabled (set to a logic 0).					
2	REF0	VDD	0	This pin is a Buffered output of the crystal reference frequency.					
26	48 MHz		I/O	This is a bi-directional pin. During power up, this pin is an input for frequency selection S0 control bit (see page1,and app note					
	Sr	VND		on page 12) and sets the bit to its initial state. After a fixed period of time (see fig.1, page 3), this pin becomes a 48 MHz frequency clock.					
25	2. 'Hz	VDD	0	This is a bi-directional pin. During power up, this pin is an input that enables (0) or disables (1) the power management shared pins (46 and 15) (see app note on page 12) and sets the bit to its initial state. After a fixed period of time (see fig.1, page 3), this pin becomes a 24 MHz					
	MC E	VDD	 *	frequency clock.					

^{*}A 10K ohm resistate to VDD or SS is required to insure that the device's internal storage registers are correctly set at power up.






Approved Product

PIN DESCRIPTION (Cont.)						
Pin Number	Pin Name	PWR	1/0	Description		
23	SDATA	VDD	1	Serial Data for I ² C 2-wire control interface. Has internal pull-up.		
24 SDCLK VDD I Serial Clock of I ² C 2-wire control interface. Has internal pull-up.						
3, 9, 16, 22, 27, 33, 39, 45	VSS	-	Р	Ground pins for the chip.		
1	VDD	-	Р	Power supply pins for analog circuit, core logic and reference clock buffers.		
48	VDDI	-	Р	Power supply pin for IOAPIC clock. May be either 3.3 or 2.5 Volts.		
6, 14	VDDP	-	Р	3.3 volt power for PCI clocks.		
36, 30, 19	VDDSD [0:2]	•	Р	3.3 volt power for SDRAM clocks		
42	VDDC	-	Р	Power supply pin for CPU clocks ay be e er 2.5 V or 3.3V		

A bypass capacitor (0.1 μ F) should be placed as close as possible to each VDF VDDSD, 'DDI, ? I VDDP pin. If these bypass capacitors are not close to the pins their high frequency filterin, 'varacteris. Val be canceled by the lead inductances of the traces.








I Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards. Approved Product

POWER MANAGEMENT FUNCTIONS

When MODE=0, pins 15 and 46 are inputs PS# (PCI_STOP#), and CS# (CPU_STOP#), respectively (when MODE=1, these functions are not available). A particular output is enabled only when both the serial interface and these pins indicate that it should be enabled. The IMISG543 clocks may be disabled according to the following table in order to reduce power consumption. All clocks are stopped in the low state. All clocks maintain a valid high period on transitions from running to stopped. The CPU/AGP and PCI clocks transition between running and stopped by waiting for one positive edge on PCICLK_F followed by a negative edge on the clock of interest, after which high levels of the output are either enabled or disabled.

CPU_STOP#	PCI_STOP#	CPU	PCI	OTHER _Ks	XTAL & VCOs
0	0	LOW	LOW	RUI. 'NG	RUNNING
0	1	LOW	RUNNING	JNNh	JNNING
1	0	RUNNING	LOW	RUNNING	RUNNING
1	1	RUNNING	RUNNING	k VNING	RUNNING

Please note that all clocks can be individually asynchronously enabled or so pped violate 12C control interface. In this case all clocks are stopped in the low state.







Approved Product

2-WIRE PC CONTROL INTERFACE

The 2-wire control interface implements a write only slave interface. The IMISG543 cannot be read back. Sub-addressing is not supported, thus all <u>preceding bytes must be sent</u> in order to change one of the control bytes. The 2-wire control interface allows each clock output to be individually enabled or disabled.

During normal data transfer, the SDATA signal only changes when the SDCL¹ signa ...ow, and stable when SDCLK is high. There are two exceptions to this. A high to low transition on SDAT while SDC 'K is high is used to indicate the start of a data transfer cycle. A low to high transition on SDATA while SDC is high indices the end of a data transfer cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge generated. The first byte of a transfer cycle is a 7-bit address with a Read/Write bit as the LSB. Data is transferred MSB. at.

The IMISG543 will respond to writes to 10 bytes (max) of data addres 22 by generating the acknowledge (low) signal on the SDATA wire following reception of each byte. The IM. 35 3 will not respond to any other control interface conditions. Previously set control registers are retained.

SERIAL CON ROL REGISTERS

NOTE: The Pin# column lists the affected pir number were applicable. The @Pup column gives the state at true power up. Bytes are set to the values shown only on true ower up, and not when the PWR_DWN# pin is activated.

Following the acknowledge of the Ad ... Byte 72), two additional bytes must be sent:

- 1) "Command Code " byte, and
- 2) "Byte Count" byte.

Although the data (bits) in these two waves are considered "don't care", they must be sent and will be acknowledged.

After the Command Corl and the Councilles have been acknowledged, the below described sequence (Byte 0, Byte 1, Byte 2,) will be valided across have been acknowledged, the below described sequence (Byte 0, Byte 1, Byte 2,)

Byte 0: Freque by, 1 ctio. Sel a Register (1 = enable, 0 = Stopped)

Bit	(⊃up	Pir	Description
7		*	Reserved
6	1		S2 (for frequency table selection by software via I2C)
5	1	*	S1 (for frequency table selection by software via I2C)
4	1	*	S0 (for frequency table selection by software via I2C)
3	0	*	enables freq. selection by hardware (set to 0) or software I ² C (set to 1)
2	1	*	Reserved
1	0		Bit1 Bit0
0	0		1 1 Tri-State
			1 0 Spread-On Normal Operation
			0 1 Test Mode
			0 0 Spread-Off Normal Operation



Approved Product

SERIAL CONTROL REGISTERS (Cont.)

Function Table

Function	Outputs					
Description	CPU	PCI	SDRAM	Ref	IOAPIC	
Tri-State	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-7	
Normal	see table	see table	CPU	14.318	1/ 18	
Test Mode ¹	TCLK/2	TCLK/4	TCLK/2	TCLK	CLK،	

Notes:

Byte 1: **CPU**, **SIO**, **USB Clock Register** (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description			
7	1	26	48 MHz enable/Stoppe			
6	1	25	24 MHz enable/Stopped			
5	1	-	0 = Reserved for IMI TEST mal operation.			
4	х	-	Reserved			
3	1	40	CPUCLK3 anable stopped			
2	1	41	CPU _K2 en le/S. hr u			
1	1	43	CP CLK1 enat /Stopped			
0	1	44	CP CLK0 enabl Stopped			

Byte 2: PCI Clock Register (1 = enab', 0 = Stoppe

Bit	@Pup	Pi. "	Jesc otion
7	Х	-	Rese ed
6	1	7	F enable/Stopped
5	1	10	PCI5 enable/Stopped
4	1	13	PCI4 enable/Stopped
3		12	PCI3 enable/Stopped
2	1		PCI2 enable/Stopped
1	1	10	PCI1 enable/Stopped
0	1	8	PCI0 enable/Stopped

^{1.} Tclk is a test clock over driven on the Xin input during test mode.



Approved Product

SERIAL CONTROL REGISTERS (Cont.)

Byte 3: SDRAM Clock Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	1	28	SDRAM7 enable/Stopped
6	1	29	SDRAM6 enable/Stopped
5	1	31	SDRAM5 enable/Stopped
4	1	32	SDRAM4 enable/Stopped
3	1	34	SDRAM3 enable/Stopped
2	1	35	SDRAM2 enable/Stopped
1	1	37	SDRAM1 enable/Stopped
0	1	38	SDRAM0 enable/Stopped

Byte 4: Additional SDRAM Clock Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	х	ı	Reserved
6	Х	ı	Reserved
5	Х	ı	Reserv
4	Х	-	Reser ed
3	1	17	SDR. V111 enable/ copped
2	1	18	SDRA '10 enable topped
1	1	20	JRAN, nable stopped
0	1	21	SDP ^ 1/8 enable/Stopped


Byte 5: Peripheral Control (1 enal e. 0 = ed)

Bit	@ Pup	in# اد	Description		
7		-	Reserved		
6	X		Reserved		
5	Х	-	Reserved		
4	1	47	IOAPIC enable/Stopped		
3	X		Reserved		
2	,	ı	Reserved		
1	х	46	REF1 / CS# enable/Stopped		
0	1	2	REF0 enable/Stopped		





Approved Product



S ECTRUM SPREADING SELECTION TABLE						
Min (MHz)	Center (MHz)	Ma	J Frequency	% of Frequency Spreading	Mode	
65.98	66.8	~7.66	66 MHz	-/+ 1.25%	Center	

MAXIMUM RATINGS

Voltage Kentive to VSS: -0.3V
Voltage Relative to VDD: 0.3V
Storage Temperature: -65°C to + 150°C
Operating Temperature: 0°C to +70°C
Maximum Power Supply: 7V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).



*I²C Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards.*Approved Product

ELECTRICAL CHARACTERISTICS								
Characteristic	Symbol	Min	Тур	Max	Units	Conditions		
Input Low Voltage	VIL	-	-	0.8	Vdc	-		
Input High Voltage	VIH	2.0	-	-	Vdc	-		
Input Low Current	IIL			-66	μA			
Input High Current	IIH			5	μΑ			
Tri-State leakage Current	loz	-	-	10	μA			
Dynamic Supply Current	ldd	-	-	220	m A	U = 66.6 MHz, PCI = 33.3 MHz		
Static Supply Current	Isdd	-	-	35	.nA	-		
Short Circuit Current	ISC	25	-	-	mA	1 output at a time - 30 seconds		
$VDD = VDDP = VDDSD(0:2) = 3.3V \pm 5\%$. $VDDC = VL = 2.5 + \%$. $TA = 0^{\circ}C$ to $+70^{\circ}C$								

SWITCHING CHAPACTER'STICS								
Characteristic	Symbol	Min	Гур	Мах	Jnits	Conditions		
Output Duty Cycle	-	45	50	55	%	Measured at 1.5V		
CPU/SDRAM to PCI Offset	tOFF	1	-	4	ns	15 pf Load Measured at 1.5V		
Skew (CPU-CPU), (PCI- PCI), (SDRAM-SDRAM)	tSKEV .			<u>+</u> 250	pS	15 pf Load Measured at 1.5V		
Skew (CPU-SDRAM)	tSKE	-	-	<u>+</u> 500	pS	15 pf Load Measured at 1.5V		
ΔPeriod Adjacent Cycles	Р	·	-	<u>+</u> 250	pS	-		
Jitter Spectrum 20 dF Bandwidth from Center				500	KHz			
Overshoot/Under 1.5 V 22 ohms @ source of 8 inch P0 Beyond Pow Rails to 15 pf load				22 ohms @ source of 8 inch PCB run to 15 pf load				
Ring Back F clusion	V _{RBE}	0.7		2.1	V	note1		
\	$V = VDD' = VDDSD(0:2) = 3.3V \pm 5\%$, $VDDC = VDDI = 2.5 \pm 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$							

note 1: Ring Back muse not enter this range.

JITTER CHARACTERISTICS							
Device Maximum Conditions							
CPU, SDRAM	250 pS	15 pF					
PCI	500 pS	30 pF					



L'C Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards.Approved Product

TB40AX_V TYPE BUFFER CHARACTERISTICS FOR CPU (0:3)								
Characteristic	Symbol Min Typ Max Units Conditions					Conditions		
Pull-Up Current Min	IOH _{min}	22	-	31	mA	Vout = VDD5V		
Pull-Up Current Max	IOH _{max}	37	-	56	mA	Vout = 1.25V		
Pull-Down Current Min	IOL _{min}	30	-	41	mA	Vout = 0.4V		
Pull-Down Current Max	IOL _{max}	75	-	109	mA	Vor = 1.2V		
Rise/Fall Time Min TRF _{min} 0.4 nS JpF Load Between 0.4 V and 2.0 V								
Rise/Fall Time Max TRF _{max} 1.6 nS 20 pF Load Between 0.4 V and 2.0 V								
VDD = V	DDP = VDDS	SD(0:2) =	=3.3V±5	%, VDL	= 2 <u>+</u> 5%	, TA = 0°C to +70°C		

TB40AX TYF	TB40AX TYPE BUFFER CHARACTL ISTICS FOR REF0 and SDRAM(0:11)								
Characteristic	Symbol	Min	יאַר	Mr.	nits	Conditions			
Pull-Up Current Min	IOH _{min}	3/	-	39	mA	Vout = VDD5V			
Pull-Up Current Max	IOH _{max}	4.	-	64	mA	Vout = 1.5V			
Pull-Down Current Min	IOL _m	30		40	mA	Vout = 0.4V			
Pull-Down Current Max	IOI ax	75	-	103	mA	Vout = 1.2V			
Rise/Fall Time Min Between 0.4 V and 2.4 V	TRI	0.5	-	-	nS	20 pF Load			
Rise/Fall Time Max Between 0.4 V and 2.4 T F 1.3 nS 30 pF Load									
$VDC = VDDC = VDDC = VDDI = 2.5 + 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$									



*I²C Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards.*Approved Product

BT4LP112C TYPE BUFFER CHARACTERISTICS FOR PCICLK(0:5,F) AND REF1							
Symbol	Min	Тур	Max	Units	Conditions		
IOH _{min}	18	-	23	mA) ut = VDD5V		
IOH _{max}	44	-	64	mA	Vo' = 1.5V		
IOL _{min}	18	-	25	mA	out = 0 / /		
IOL _{max}	50	-	70	mA	nut5V		
TRF _{min}	0.5	-	-	nS	15 r Load		
TRF _{max}	-	-	2.0	,s	30 pF Load		
	Symbol IOH _{min} IOH _{max} IOL _{min} IOL _{max} TRF _{min}	Symbol Min IOH _{min} 18 IOH _{max} 44 IOL _{min} 18 IOL _{max} 50 TRF _{min} 0.5	Symbol Min Typ IOH _{min} 18 - IOH _{max} 44 - IOL _{min} 18 - IOL _{max} 50 - TRF _{min} 0.5 -	Symbol Min Typ Max IOH _{min} 18 - 23 IOH _{max} 44 - 64 IOL _{min} 18 - 25 IOL _{max} 50 - 70 TRF _{min} 0.5 - -	Symbol Min Typ Max Units IOH _{min} 18 - 23 mA IOH _{max} 44 - 64 mA IOL _{min} 18 - 25 mA IOL _{max} 50 - 70 mA TRF _{min} 0.5 - - nS		

 $VDD = VDDP = VDDSD(0:2) = 3.3V \pm 5\%$, VDDC = VDDi $3 \pm 5\%$ $A = 0^{\circ}C$ to $+70^{\circ}C$

TB4L1_V TYPE BUFFER ^*** RAL TERIF ICS FOR IOAPIC								
Characteristic	Symbol	Min	yp	Ma	nits	Conditions		
Pull-Up Current Min	IOH _{min}	13	-	20	mA	Vout = VDD5V		
Pull-Up Current Max	IOH _{max}		1		mA	Vout = 1.25V		
Pull-Down Current Min	IOL _{min}	18	-	23	mA	Vout = 0.4V		
Pull-Down Current Max	IOL _{max}			61	mA	Vout = 1.5V		
Rise/Fall Time Max Between 0.4 V and 2.4 V 0.4 - 1.6 nS 20 pF Load								
VDD = VDDF	$VDD = VDDP = \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $							

BT5LP1 TYPE BUFFER CHARACTERISTICS FOR 24M, 48M								
Characteristic	\$ mbol	Min	Тур	Max	Units	Conditions		
Pull-Up Current Min	IOH _{min}	13	-	17	mA	Vout = VDD5V		
Pull-Up Current Max	IOH_{max}	30	-	44	mA	Vout = 1.5V		
Pull-Down Current Min	IOL_{min}	13	-	19	mA	Vout = 0.4V		
Pull-Down Current Max	IOL_{max}	32	-	44	mA	Vout = 1.5V		
Rise/Fall Time Max Between 0.4 V and 2.4 V	TRF	-	-	2.0	nS	20 pF Load		

 $VDD = VDDP = VDDSD(0:2) = 3.3V \pm 5\%$, $VDDC = VDDI = 2.5 \pm 5\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$





PC Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards. Approved Product

	CRYSTAL AND REFERENCE OSCILLATOR PARAMETERS									
Characteristic	Symbol	Min	Тур	Max	Units	Cuditions				
Frequency	Fo	12.00	14.31818	16.00	MHz					
Tolerance	TC	-	-	+/-100	PP'	c ration r .e 1				
	TS	-	-	+/- 100	M	Stab. 1 a -10 to +60C) note 1				
	TA	-	-	5	PPN.	Aging (tirst year @ 25C) note 1				
Mode	ОМ	-	-	-		arallel Resonant				
Pin Capacitance	СР		36		pF	Capacitance of XIN and Xout pins to ground (each)				
DC Bias Voltage	V_{BIAS}	0.3Vdd	Vdd/2	0.7Vu	,					
Startup time	Ts	-	-	30	μS					
Load Capacitance	CL	-	20	- ^	pF	the crystals rated load. note 1				
Effective Series resistance (ESR)	R1	-		40	Ohms					
Power Dissipation	DL	-	-	0.10	mW	note 1				
Shunt Capacitance	СО			8	pF	crystals internal package capacitance (total)				

For maximum accuracy, the total ircuit capacitance should be equal to CL. This loading capacitance is the effective capacitance across the country pins at lincludes the device pin capacitance (CP) in parallel with any circuit traces, the clock generate any onboard screte load capacitors.

Budgeting Calculations

Typical trace capacita. 9, (< ' ar In. ') is 4 pF, Load to the crystal is therefore = 2.0 pF Clock generator internal apacitace of 36 pF, Load to the crystal is therefore = 18.0 pF the total parasition of cital apacitace of 36 pF, Load to the crystal is therefore = 2.0 pF.

Note 1: It is scommen d bu at mandatory that a crystal meets these specifications.





Approved Product

APPLICATION NOTE FOR SELECTION ON BIDIRECTIONAL PINS


Pins 7, 8, 25 and 26 are Power up bidirectional pins and are used for selecting different functions in this device (see Pin description, Page 2). During power-up of the device, these pins are in input mode (see Fig1, page4), therefore, they are considered input select pins internal to the IC, these pins have a large value pull-up each (250K Ω), therefore, a selection "1" is the default. If the system uses a slow power supply (over 5mS settling time), then it is recommended to use an external Pullup (Rup) in order to insure a high selection. In this case, the designer may choose one of two configurations, see FIG.3A and Fig. 3B.

Fig 3A represents an additional pull up resistor $50K\Omega$ connected from the pin to the power line, which allows a faster pull to a high level.

If a selection "0" is desired, then a jumper is placed on JP1 to a $5K\Omega$ resistor as implemented as shown in Fig.3A. Please note the selection resistors (Rup, and Rdn) are placed before the Damping resistor (Rr' close to the pin.

Fig 3B represents a single resistor 10KΩ connect to a 3 way jumper, JP2. When a "1" selection is desire jumper is placed between leads 1 and 3. When "0" selection is desired, a jumper is place the desired and 2.


If the system power supp! s fast / an 5mS settling time), then FIG3A o. a plies a I Pull up Rup resistor is not necessaria.







*I²C Clock Generator for 3 DIMM, Pentium®, Pentium® II & Pro Boards.*Approved Product








Approved Product

PACKAGE DRAWING AND DIMENSIONS



48 P	48 PIN SSOP JUTLINE DIMENSIONS								
		CHES		MII	MILLIMETERS				
SYMBOL	M	NC	MAX	MIN	NOM	MAX			
Α	0. 5	0.102	,10	2.41	2.59	2.79			
A	0.008	0.012	0.016	0.20	0.31	0.41			
A2	0.085	90	0.095	2.16	2.29	2.41			
b	0.008	0.010	0.0135	0.203	0.254	0.343			
	0/3	.008	0.010	0.127	0.20	0.254			
Ь	J.620	0.625	0.637	15.75	15.88	16.18			
E	0.291	0.295	0.299	7.39	7.49	7.59			
9	0.0256 BSC 0.640 BSC								
Н	0.395	0.408	0.420	10.03	10.36	10.67			
L	0.024	0.030	0.040	0.61	0.76	1.02			
а	00	40	80	00	40	8º			

	OR	PERING INFORMATION
Part Number	Р жау Туре	Production Flow
IMISG543CYB	(8 PIN) JC	Commercial, 0°C to +70°C

Note: The ordinar part tumber is formed by a combination of device number, device revision, package style, and screening as how to w.

Marking: E: mple: IMI

SG 43CYB

D .e Code, Lot #

IMISG5-001B

Flow

B = Commercial, 0°C to + 70°C

<u>Package</u>

Y = SSOP

Revision

IMI Device Number