



PC System Clock Buffer for Mobile Applications


Approved Product


PRODUCT FEATURES

- 10 output buffers for high clock fanout applications
- Each output can be internally disabled for EMI and power consumption reduction.
- Separate power supply for each group of 2 clock outputs for mixed voltage application.
- < 250ps skew between output clocks.</p>
- 28-pin SSOP package for minimum boad space
- Single output Tristate pin for testability

PRODUCT DESCRIPTION

The device is a high fanout system clock distributor. Its primary application is to create the large quantity of clocks needed to support a wide range of clock loads that are referenced to a single existing clock. Loads of up to 30 pF are supporter. Primary application of this component is where long traces are used to transport clocks from their generating derices to their loads. The creation of EMI and the education of waveform rise and fall times in great, aduced in running a single reference clong trace to the device and then using it to regenerate the clocks at the target device. EMI is the, fore minimized and board real estimates as a saved.







I'C System Clock Buffer for Mobile Applications

Approved Product

	PIN DESCRIPTION								
PIN No.	Pin Name	PWR	I/O	TYPE	Description				
9	FIN	-	I	PAD	This pin is connected to the input reference clock. This clock must be in the range of 10.0 to 100.0 Mhz.				
2,3,6,7,1 1,18,22,2 3,26,27	SDRAM(0:9)	VDDB	0	BUF1	Low skew output clocks.				
20	OE	-	I	PAD	Buffer Output Enable pin. This r's low it is used to place all output clocks (CLK1:10) in tri state condition. This feature facilitates in production boar sevel testing to be easily implemented for the clock at this device produces. Has internal pull-up resistor.				
14	SDATA	VDD	I/O	PAD	Serial Data for I2C ont. 'interface. opin receives data streeams from the I2C bus and outputs an acknowledge for valid data.				
15	SCLOCK	VDD	I	PAD	Serial Cloc', or I2C control interrace.				
4, 8, 12, 16, 17, 21, 25	VSS		PWR	-	Ground s for c'ck output buffers. These pins must be returned to ame por ntial to reduce output clock skew.				
1, 5, 10, 19, 24, 28	VDDB	1	PWR	_	wer for output of a buffers.				
13	VDD	-	PWR		for core logic.				

MA YIMUM R TINGS

Voltage Relative to VSS:

Voltage Relative to VDD:

Storage Temperature:

Operating Temperature:

Maximum Power Supply:

-0.3

to + 150°C

-40° to +85°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

VSS<(Vin or Vout)<VDD

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).



PC System Clock Buffer for Mobile Applications

Approved Product

2-WIRE I²C CONTROL INTERFACE

The 2-wire control interface implements a write only slave interface. The device cannot be read back. Sub-addressing is not supported, thus all <u>preceeding bytes must be sent</u> in order to change the of the control bytes. The 2-wire control interface allows each clock output to be individually enabled or disabled.

During normal data transfer, the SDATA signal only changes when the CLK sign is low and is stable when SDCLK is high. There are two exceptions to this. A high to low transition of a ATA while CLK is high is used to indicate the start of a data transfer cycle. A low to high transition on SDATA while CLK is high indicates the end of a data transfer cycle. Data is always sent as complete 8-bit bytes, after nich an ack wledge is generated. The first byte of a transfer cycle is a 7-bit address with a Read/Write bit as the L.B. Data is transfer red MSB first.

The device will respond to writes to 10 bytes (max) of data. adr sss <u>D2</u> by generating the acknowledge (low) signal on the SDATA wire following reception of each byte. The device will not spond to any other control interface conditions. Previously set control registers are retained.

SERIAL CONTROL REGISTERS

NOTE: The Pin# column lists the affected pin number where a plicable. The @Pup column gives the state at true power up. Bytes are set to the values shown only in true power up, and not when the PWR_DWN# pin is activated.

Following the acknowledge of the Add ss Byte (D2), was additional bytes must be sent:

- 1) "Command Code" byte, and
- 2) "Byte Count" byte.

Although the data (bits) in the was bytes are condered "don't care", they must be sent and will be acknowledged.

After the Commanc ode and the Count bytes have been acknowledged, the below described sequence (Byte 0, Byte 1, Byte2,) will be very and acknowledged.

Byte 0: Function select Resisters enable, 0 = Stopped)

Bit	@Pup	#	Description
7	1	-	reserved
6	1	-	reserved
5	1	-	reserved
4	1	-	reserved
3	1	7	SDRAM3 (Active = 1, Forced low = 0)
2	1	6	SDRAM2 (Active = 1, Forced low = 0)
1	1	3	SDRAM1 (Active = 1, Forced low = 0)
0	1	2	SDRAM0 (Active = 1, Forced low = 0)



L'C System Clock Buffer for Mobile Applications

Approved Product

SERIAL CONTROL REGISTERS (Cont.)

Byte 1: Clock Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Description
7	1	27	SDRAM9 (Active = 1, Forced low = 0)
6	1	26	SDRAM8 (Active = 1, Forced low = 0)
5	1	23	SDRAM7 (Active = 1, Forced low = 0)
4	1	22	SDRAM6 (Active = 1, Forced low = 0)
3	1	-	reserved
2	1	-	reserved
1	1	-	reserved
0	1	-	reserved

Byte 4: Clock Register (1 = enable, 0 = Stopped)

Bit	@Pup	Pin#	Descrip on
7	0	18	SDRAN (Active = 1) forced low = 0)
6	0	11	SDRAM 'Active = 1 orced low = 0)
5	0	-	.o. Jsed
4	0	-	Not Used
3	0	-	No sea
2	0		rvot Used
1	1		No*Usc
0	1		Not used



I'C System Clock Buffer for Mobile Applications

Approved Product

ELECTRICAL CHARACTERISTICS													
Characteristic	Symbol	Min	Тур	Max	Units	Conditio							
Input Low Voltage	VIL	-	-	0.8	Vdc	-							
Input High Voltage	VIH	2.0	-	-	Vdc								
Input Low Current	IIL	-66			μA								
Input High Current	IIH			66	μA								
Output Low Voltage IOL = 4mA	VOL	-	-	0.4	V/\c	All Outputs (see buffer spec)							
Output High Voltage IOH = 4mA	VOH	2.4	-	-	Vdc	All Outputs Using 3.3V Power (see buffer spec)							
Tri-State leakage Current	loz	-	-	10	4								
Dynamic Supply Current	Idd ₆₆	-	-	160	m,	Input frequency = 66 Mhz - All outputs on and at 30 pF load							
	Idd ₁₀₀	-		22ι	,nA	Input frequency 100 Mhz - All outputs on and at 30 pF load							
Static Supply Current	Isdd	-	-		mA	All outputs disabled no input clock							
Short Circuit Current	ISC	25	-		mA	1 output at a time - 30 seconds							
Input Rise Time	TIR	2.4		-	nS	.8 to 2.4 volts							
	VDD . VI	ากาเ	DD5	=3.3V ±5%	6, , TA = -40	VDD : VDC .nru DD5 =3.3V ±5%, , TA = -40°C to +85°C							

WITCHING CHARACTERISTICS							
Characteristic	mbr	Min	Тур	Max	Units	Conditions	
Output Duty Cy 3		45	50	55	%	Measured at 1.5V (50/50 in)	
Buffer out/out S >w All Buffer Outputs	tSKEW	-	-	250	pS	35 pF Load Measured at 1.5V	
Buffer input to output	tSKEW	2.0	4.0	5.0	nS		
Jitter Cycle to Cycle*	TJCC			50	pS	@ 35 pF loading	
Jitter Absolute (Peak to Peak)*	TJabs			150	pS	@ 35 pF loading	
	VDD = VDD1	thru V	DD5 - 3	21/+5%	ΤΔ – -Δ(00C to 1850C	

^{*}This jitter is additive to the input clock's jitter.




L'C System Clock Buffer for Mobile Applications

Approved Product

TYPE 1 BUFFER CHARACTERISTICS (ALL CLOCK OUTPUTS)								
Symbol	Min	Тур	Max	Units	Conditions			
IOH _{min}	30	-	39	mA	Vout =VDD5V			
IOH _{max}	75	-	109	mA	Vout 1.5V			
IOL_{min}	30	-	40	mA	Vout = 0.4V			
IOL _{max}	75	-	103	mA	Vout = 2.V			
Z _O	8	-	15	0hms	6 100 Mhz			
TRF _{min}	-	-	1.33	nS	30 pF Load			
TRF _{max}	-	-	1.33	nS	pF Loa			
	Symbol IOH _{min} IOH _{max} IOL _{min} IOL _{max} Z _O TRF _{min}	Symbol Min IOH _{min} 30 IOH _{max} 75 IOL _{min} 30 IOL _{max} 75 Z _O 8 TRF _{min} -	Symbol Min Typ IOH _{min} 30 - IOH _{max} 75 - IOL _{min} 30 - IOL _{max} 75 - Z _O 8 - TRF _{min} - -	Symbol Min Typ Max IOH _{min} 30 - 39 IOH _{max} 75 - 109 IOL _{min} 30 - 40 IOL _{max} 75 - 103 Z _O 8 - 15 TRF _{min} - - 1.33	Symbol Min Typ Max Units IOH _{min} 30 - 39 mA IOH _{max} 75 - 109 mA IOL _{min} 30 - 40 mA IOL _{max} 75 - 103 mA Z _O 8 - 15 0hms TRF _{min} - - 1.33 nS			

VDD = VDD1 thru VDD5 = $3.3V \pm 5\%$, TA = -40% to +6.

PACKAGE DRAWING AND DIL TO JONS



28 PIN JOP OUTLINE DIMENSIONS								
		INCHES		MILLIMETERS				
3YML	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.068	0.073	0.078	1.73	1.86	1.99		
A ₁	0.002	0.005	0.008	0.05	0.13	0.21		
A2	0.066	0.068	0.070	1.68	1.73	1.78		
В	0.010	0.012	0.015	0.25	0.30	0.38		
С	0.005	0.006	0.009	0.13	0.15	0.22		
D	0.397	0.402	0.407	10.07	10.20	10.33		
E	0.205	0.209	0.212	5.20	5.30	5.38		
е	0.	0256 BSC		0.65 BSC				
Н	0.301`	0.307	0.311	7.65	7.80	7.90		
а	0°	4°	8°	0°	4°	8°		
L	0.022	0.030	0.037	0.55	0.75	0.95		





I'C System Clock Buffer for Mobile Applications

Approved Product


ORDERING INFORMATION							
Part Number	Package Type	Producti , i Flow					
IMISC660CYB	28 PIN SSOP	Commercial, -40°C to +85°C					

Note: The ordering part number is formed by a combination of device number, device vision ackage style, and

screening as shown below.

Marking: Example: IMI

SC660CYB Date Code, Lot #



Purchase of I²C components of International N. Society, Inc. or one of its sublicensed Associated Companies conveys a license under the Phillips I²C Patent Rights to use these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Phillips.