

August 29, 1995  
Preliminary


**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**

## PRODUCT FEATURES

- Supports Pentium™ + M1 asynchronous PCI system board designs
- Integrates system clocks and distribution buffers
- Operates from 5V or 3.3V supply
- Separate B1 buffer VDD supports mixed 5V/3.3V outputs
- Doze and 100μA power down low power operating modes
- 60 mA buffer switching current
- 28 Pin SSOP package for minimum board space

The IMISC497 provides the clocks and the low skew distribution buffers required to drive the Pentium™ CPU and PCI busses. The doze control supports green PC applications by smooth transistioning the CPU clock to it's minimum operating frequency. Power down and output tristate are provided by the TS# input. Large buffer drive is provided to handle multiple loads.

## BLOCK DIAGRAM



## APPLICATIONS

60 mA of switching current is provided on all outputs at B1VDD = VDD = 5V. Under these conditions, the IMISC497 supports up to 10 PCI traces and up to 6 CPU traces.

Two 3.3V operating modes support new low voltage components on the CPU bus. Operating the B1 buffer at 3.3V (B1VDD) and routing the CPU clock through B1 distributes a 3.3V signal to the CPU bus. The outputs provide 30 mA switching current and the CPU signal can be distributed to 3 traces with up to 2 planar loads per trace. If core VDD is also operated at 3.3V, all outputs provide 3.3V signals that can drive TTL or CMOS inputs.

## FREQUENCY TABLE

TS#	S1	S0	MCLK2	
			DOZE# = 1	DOZE# = 0
1	0	0	66.6	33.3
1	0	1	50	33.3
1	1	0	60	33.3
1	1	1	55	33.3
0	0	0	PD/LOW	PD/LOW
0	1	1	TS	TS
0	0	1	40	33.3

## CONNECTION DIAGRAM

OSCCut	1	28	OSCin
VDD	2	27	14.318 Mhz
VSS	3	26	B2in
33.3 Mhz	4	25	VSS
B1out1	5	24	MCLK2
B1VDD	6	23	B2out5
B1out2	7	22	B2out4
B1out3	8	21	B2out3
TS#	9	20	B2out2
S1	10	19	B2out1
S0	11	18	14.318 Mhz
AVSS	12	17	VDD
LF1	13	16	DOZE#
AVDD	14	15	LF2

August 29, 1995  
Preliminary

CMOS LSI  
PLL FREQUENCY SYNTHESIZER

## PIN DESCRIPTION

**OSCin, OSCout** - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal (nominally 14.318 MHz). OSCin may also serve as input for an externally generated reference signal.

**S0 and S1** - Standard frequency select inputs. These inputs control the high speed MCLK frequency selection. All these inputs have internal pull-ups. MCLK switches smoothly to changes in these inputs.

The output frequency selection is shown on page 1.

**MCLK2** - Aster clock output. Programmable output frequencies can be selected using S0-S1 inputs.

**DOZE#** - DOZE control pin. When DOZE# is high, the clock chip operates in the standard mode. When this pin goes low output frequencies are switched to the preprogrammed DOZE frequencies. Switching to DOZE frequencies occurs smoothly to allow tracking by CPU's internal PLL. This pin has an internal pull-up.

**B2in** - ON-chip buffer input. This is a CMOS input that switches at VDD/2. This pin has an internal pull-up.

**B1out** - Buffered outputs of B1 buffer. Switching current and output high level voltage controlled by V1DD.

**B2out** - Buffered outputs of B2 buffer. Switching current and output high level controlled by VDD.

**33 MHz** - PCI Clock Output

**TS#** - Logic low on this input trisates the clock and B1 buffer outputs if S1 = S0 = logic high. PLL's and OSC are stopped to reduce power and all circuitry is reset. If S1 = S0 = 0 the outputs are clamped low into the power down low (PD/LOW) state instead of the tristate mode. If S1 = 0 and S0 = 1, an active state as shown in the frequency table is activated. This pin has an internal pull-up.

**14.318 MHz** - 14.318 MHz output. Buffered output of on-chip reference oscillator or externally provided reference.

**LF and HF2** - These are the phase detector outputs for the clock generators. They are single-ended, tristate output for use as a loop filter signal. A 0.1  $\mu$ F capacitor to ground should be connected from this pin to form the loop filter. Grounding LF puts PLL in low power mode.

**GND** - Circuit ground.

**VDD** - Positive power supply.

**AVSS** - Analog circuit ground.

**AVDD** - Analog positive power supply.

**B1VDD** - 3.3v/5V logic level control for B1 buffer.

August 29, 1995  
Preliminary

**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**

## MAXIMUM RATINGS

Voltage Relative to VSS: -0.3V to 6V  
Voltage Relative to VDD: 0.3V  
Storage Temperature: -65°C to +150°C  
Ambient Temperature: -55°C to +125°C  
Recommended Operating Range: 3V-6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

$$V_{SS} \leq V_{in} \text{ or } V_{out} \leq V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Input Low Voltage	V <sub>IL</sub>	-	-	0.8	Vdc	-
Input High Voltage	V <sub>IH</sub>	2.0	-	-	Vdc	TS#, DOZE#, and S0-S1 Inputs
Input High Voltage	V <sub>IH</sub>	0.7VDD	-	-	Vdc	B1in and B2in Inputs
Input Low Current With Pull-up or Pull-down	I <sub>IL</sub>	-	-	5 ±50	μA	TS#, B1in and B2in, DOZE#, and S0-S2 Inputs
Input High Current With Pull-up or Pull-down	I <sub>IH</sub>	-	-	5 ±50	μA	TS#, B1in and B2in, DOZE#, and S0-S2 Inputs
Output Low Voltage IOH=6mA	V <sub>OL</sub>	-	-	0.4	Vdc	All Outputs
Output High Voltage IOH=6mA	V <sub>OH</sub>	2.4	-	-	Vdc	All Outputs
Tri-State Leakage Current	I <sub>OZ</sub>	-	-	10	μA	LF1 and LF2
Dynamic Supply Current	I <sub>CC</sub>	-	-	35*	mA	MCLK2 = 50 Mhz
Static Supply Current	I <sub>CC</sub> (PD)	-	70	-	μA	TS# = Low, S1 = S0 = High
Short Circuit Current	I <sub>SC</sub>	25	-	-	mA	-

**VDD = +3.1V to +5.5V, TA = 0°C to +70°C**

\*For VDD = 5V ± 10% operation only.

August 29, 1995  
Preliminary

**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**

## SWITCHING CHARACTERISTICS


Characteristic	Symbol	Min	Typ	Max	Units	Condition
Output Rise (0.8V - 2.0V) and Fall (2.0V-0.8V) time All Outputs	$t_{TLH}, t_{THL}$	-	-	1.5*	ns	15 pf Load
Output Duty Cycle		40	50/50	45/55	%	Measured at 1.5V
MCLK2 to B1out Propagation Delay	$t_{PHLH1}, t_{PHL1}$	-	3.0*	-	ns	15pf Load Measured at 1.5V
B2Buffer Propagation Delay Bin to Bout	$t_{PLH2}, t_{PHL2}$	-	-	-	ns	15 pf load Measured at 1.5V
Buffer out Skew All B1 and B2 Buffer Outputs	$t_{SKEW}$	-	-	250	ps	15 pf Load Measured at 1.5V B1in = B2in
$\Delta$ Period Adjacent Cycles MCLK2	$\Delta P$	-	± 200	-	ps	-
Jitter Absolute MCLK2	$T_{jab}$	-	± 200	-	ps	-
Input Rise/Fall Time S0-S1		-	-	2	$\mu s$	-
Switching Current Low	$I_{OL}(AC)**$	-	10*	-	mA	VOL = 1.5V
Switching Current High	$I_{OH}(AC)**$	-	50*	-	mA	VOL = 1.5V
<b>VDD = +3.1V to +5.5V, TA = 0°C to + 70°C</b>						

\* For VDD = B1VDD = +5.5V Operation

\*\* For VDD or B1VDD = 5V. Reduced by 50% at VDD(B2 Buffer) or B1VDD(B1 Buffer) = +3.3V

August 29, 1995  
Preliminary

**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**

**APPLICATION SUGGESTION****NOTES**


- 1) LF cap must be connected to AVSS pin, not ground plane. Its connection should not be in the path of current flow from AVSS to GRD.
- 2) Power supply bypass cap (0.1 $\mu$ F) must be positioned close to VDD pins to be effective.
- 3) Top layer traces and filtering to AVDD/AGRND separated from traces to VDD/VSS produce the best performance for IMI clock generators.
- 4) LF caps must be low leakage, such as multilayer ceramic Z5U or X7R material.
- 5) Pin 6 connection changes when mixed 5V/3.3V operation is required.

August 29, 1995  
Preliminary

**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**

## APPLICATION SUGGESTION

- NOTE 1: Connect Analog Ground to digital Ground through one point only on PC board.  
NOTE 2: Caps connected to pins 6, 14, and 17 should be close to their pins.  
NOTE 3: Caps on pins 13 and 15 should be connected to AVSS independent of the trace between AVSS and system ground.  
NOTE 4: If VDD at clock generator ramps up more than 100mV DC within a 5  $\mu$ S time period (from turning disk drive off, etc.), the values of the DVDD and AVDD filter components should be increased.




## PACKAGE DRAWING AND DIMENSIONS

INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 Ext. 275 FAX 408-263-6571

August 29, 1995  
Preliminary

**CMOS LSI**  
**PLL FREQUENCY SYNTHESIZER**



## 28 PIN SSOP OUTLINE DIMENSIONS

SYMBOL	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.068	0.073	0.078	1.73	1.86	1.99
A <sub>1</sub>	0.002	0.005	0.008	0.05	0.13	0.21
A <sub>2</sub>	0.066	0.068	0.070	1.68	1.73	1.78
B	0.010	0.012	0.01	0.25	0.30	0.38
C	0.005	0.006	0.008	0.13	0.15	0.22
D	10.397	10.402	10.407	10.07	10.20	10.33
E	0.205	0.209	0.212	5.20	5.30	5.38
H	0.0256 BSC			0.65 BSC		
a	0.30	0.307	0.311	7.65	7.80	7.90
L	0.022	0.030	0.037	0.55	0.75	0.95

## ORDERING INFORMATION

Part Number	Package Type	Production Flow
IMISC497xYB	28 PIN SSOP	Commercial, 0°C to + 70°C

NOTE: The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking:

IMI

SC497xYB

Date Code

Lot #

IMISC497xYB

Flow

B = Commercial, 0°C to + 70°C

Package

Y = SSOP

Revision

IMI Device Number