

Dual Programmable Graphics Clock Generator

Features

- Second generation dual oscillator graphics clock generator
- 2 independent clock outputs from 390 KHz to 100 MHz
- Individually programmable oscillators using a highly reliable, Manchester-encoded, 21-bit serial data word
- 2-pin serial programming interface allows direct connection to most graphics chip sets with no external hardware required
- · 2 advanced power-down capabilities
- · Three-state oscillator control disables outputs for test purposes
- Phase-locked loop oscillator input derived from single 14.318 MHz crystal
- · Sophisticated internal loop-filter requires no external components or manufacturing "tweaks" as commonly required with external filters
- 5V operation
- Low-power, high-speed CMOS technology
- Available in 16-pin SOIC package configuration


Functional Description

The ICD2061A Dual Programmable Graphics Clock Generator features a fully programmable set of clock oscillators which can handle all frequency requirements of most graphics systems. The ICD2061A offers the selection ease of ROM-based clock chips, while also offering the versatility of serially programmable frequency synthesizers. It features advanced power-down capabilities, making it ideally suited for the portable computer market. The ICD2061A has extended frequency range and improved voltage/temperature stability when compared to first-generation frequency synthesizers.

The ICD2061A Dual Programmable Graphics Clock Generator offers two fully user-programmable phase-locked loops in a single package. The outputs may be changed "on the fly" to any desired frequency value between 390 KHz and 100 MHz. The ICD2061A is ideally suited for any design where multiple or varying frequencies are required, replacing more expensive metal can oscillators.


Being able to change the output frequency dynamically adds a whole new degree of freedom for the electrical engineer which was previously unavailable with existing crystal oscillator devices. Some examples of the uses for this device include: laptop computers, in which slowing the speed of operation can mean less power consumption or speeding it up can mean faster operation; graphics board dot clocks to allow dynamic synchronization with different brands of monitors or display formats; and on-board test strategies where the ability to skew a system's desired frequency (for example: ±10%) allows worst case evaluations.

While primarily designed for the graphics subsystem market, the programming versatility of the ICD2061A makes it ideal wherever two variable, yet highly accurate clock sources are required.





Logic Block Diagram





Pin Summary

Name	Number	Description
S0/CLK	1	Bit 0 (LSB) of frequency select logic, used to select oscillator frequencies. Clock Input in serial programming mode. (Internal pull-down allows no-connect.)
S1/DATA	2	Bit 1 (MSB) of frequency select logic, used to select oscillator frequencies. Data Input in serial programming mode. (Internal pull-down allows no-connect.)
AV _{DD}	3	+5V to Analog Core
OE	4	Output Enable. Three-states output when pulled LOW. (Internal pull-up allows no connect.)
GND	5	Ground
XTALIN ^[1]	6	Reference Oscillator input for all phase-locked loops (nominally from a parallel-resonant 14.31818 MHz crystal). Optionally PC System Bus Clock.
XTALOUT ^[1]	7	Oscillator Output to a reference crystal. (Pin is no-connect if external reference oscillator or PC System Bus clock signal is used.)
MCLKOUT	8	Memory Clock output
VCLKOUT	9	Video Clock output
ERROUT	10	Error Output: a LOW signals an error during serial programming.
FEATCLK	11	External clock input (Feature Clock) (Internal pull-up allows no-connect.)
INIT0	12	Select power-up initial conditions (LSB) (Internal pull-down allows no-connect.)
V_{DD}	13	+5V to I/O Ring
INIT1	14	Select power-up initial conditions (MSB) (Internal pull-down allows no-connect.)
INTCLK	15	Selects the Feature Clock external clock input as VCLKOUT output (Internal pull-up allows no-connect.)
PWRDWN	16	Power-down pin (active LOW) (Internal pull-up allows no-connect if power-down operation not required. See <i>Power Management Issues</i> for specific details concerning the use of this pin.)

Note:

Register Definitions

The Register File consists of the following registers and their selection addresses:

Register File

Table 1. Register Addressing^[2]

Address	Register	Usage
000	REG0	Video Clock Register 1
001	REG1	Video Clock Register 2
010	REG2	Video Clock Register 3
011	MREG	Memory or I/O Timing Clock
100	PWRDWN	Divisor for Power-Down mode
101	(Reserved)	
110	CNTL Reg	Control Register

Note:

Power-On Reset and Register Initialization

The ICD2061A Clock Synthesizer has all of its registers in a known state upon power-up. This is implemented by the Power-On initialization circuitry. Three VGA registers and the Memory Clock register are initialized based on the state of the INIT1 and INIT0 pins at power-up.

On power-on, when the supply voltage rises above a certain threshold voltage (typically 3V, may vary with temperature), the part recognizes the first 16 rising edges of the reference clock, using them as a clocking signal for internal state machines for initialization. Hence for proper initialization and programmability, the power-on reference clock pulses seen by the ICD2061A, should have as good signal integrity and rail-to-rail characteristics as the clock pulses seen under stable working conditions. This is not an issue when using a crystal as reference.

The Power-On Reset function operates transparently to the video subsystem. It performs its initialization function and is cleared before the system Power-On Reset permits the system to begin its boot process. The INIT pins must ramp up with V_{DD} if a 1 on either of these pins is desired. They are internally pulled down, and so will default to 0 if left unconnected.

The various registers are initialized as follows in *Table 2* (all frequencies in MHz).

Table 2. Register Initialization—ROM Option 1

INIT1	INIT0	MREG	REG0	REG1	REG2
0	0	32.500	25.175	28.322	28.322
0	1	40.000	25.175	28.322	28.322
1	0	50.350	40.000	28.322	28.322
1	1	56.644	40.000	50.350	50.350

^{1.} For best accuracy, use a parallel-resonant crystal, assume C_{LOAD} =17 pF.

^{2.} All register values are preserved in power-down mode.






Figure 1. Control Register Definition

Register Selection

The Video Clock output is controlled not only by the S0 and S1 bits, but also by the PWRDWN and OE signals. Additionally, the clock synthesizer is multiplexed with an external frequency input (FEATCLK) which corresponds to the IBM VGA Feature Clock standard. *Table 3* shows the VCLKOUT selection criteria.

Table 3. VCLKOUT Selection

OE	PWRDWN	INTCLK	S1	S0	VCLKOUT
0	Х	Х	Х	Х	High-Z
1	0	X	Х	Х	Forced High
1	1	Х	0	0	REG0
1	1	Х	0	1	REG1
1	1	0	1	0	FEATCLK
1	1	1	1	Х	REG2
1	1	Х	1	1	REG2

The Memory Clock output is controlled by the PWRDWN and OE signals as indicated in *Table 4*.

Table 4. MCLKOUT Selection

OE	PWRDWN	MCLKOUT
0	Х	High-Z
1	1	MREG
1	0	PWRDWN ^[3]

Notes:

3. Power-Down Mode (1 or 2) is determined by the setting of bit C5 in the CNTL Reg. See *Figure 1* Control Register Definition.

The Clock Select pins S0 and S1 have a dual purpose. When these pins are performing serial download, the VCLKOUT signal remains unchanged (unless the currently selected register is the one being programmed). When the pins S0 and S1 are functioning as register selects, a time-out interval is required to determine whether the user desires register select or serial programming. At the end of the timeout interval, new register selection occurs. At this point, the VCLKOUT signal will be multiplexed to the reference signal f_(REF) for an additional time-out interval to give the VCO time to settle to its new value. [The timeout interval in both cases is approximately 5 msec—see the timeout interval spec in *Switching Characteristics*.]

When a new frequency is being set for MCLK, or if the active VCLK register is programmed, a glitch-free multiplexing to the Reference Frequency is performed. Once the STOP bit is sent after the MCLK or active VCLK Programming Word, the appropriate output signal will be multiplexed to the reference signal f(REF) for an extra timeout interval (See Switching Characteristics for further details).

Control Register Definition

The Control Register (CNTL Reg) allows the user to adjust various internal options. Most of these options are for special cases, and should have no applicability to standard graphics usage. The register word is defined in *Figure 1*.

Duty Cycle Adjust—This control bit causes a 1 ns decrease in the output waveform high time. The default is no adjustment. In situations in which the capacitive load is beyond device specifications, or where the threshold voltage V_{TH} is to be changed from CMOS to TTL levels, this adjustment can sometimes bring the output closer to 50% duty cycle.






Figure 2. Serial Programming Block Diagram—Detail

Timeout Interval—The timeout interval is normally defined as in the *Switching Characteristics*. It is derived from the MCLK VCO, and if this VCO is programmed to certain extremes, then the timeout may be too short. If this control bit is set, then the timeout interval is doubled.

MUXREF—This control bit determines which clock is multiplexed to the VCLKOUT output during frequency changes. While the VCLK VCO changes to a different frequency, a known clock is multiplexed to the output. The default is to multiplex the $f_{(REF)}$ reference frequency, but some graphic controllers cannot run as slow as $f_{(REF)}$. This bit, when set, allows the MCLK to be used as an alternative frequency.

Power-Down Mode—This control bit determines which Power-Down Mode the PWRDWN pin will implement. The default (Power-Down Mode 1) forces the MCLKOUT signal to be a function of the PWRDWN register. Power-Down Mode 2 turns off the crystal oscillator and disables all outputs. There is a more detailed description in the section entitled *Power Management Issues*.

P Counter Prescale (REG0, REG1, REG2)—These control bits determine whether or not to prescale the P Counter value, which allows fine tuning the output frequency of the respective register. Prescaling is explained in more detail in various sections of this datasheet.

Serial Programming Architecture

The ICD2061A programming scheme is simple, yet impenetrable to accidental access. Because the only common denominator between most VGA and 8514 controllers is a few clock select pins, these have to perform the dual functions of clock selection and serial programming. The Serial Program Block (See ICD2061A Logic Block Diagram) contains several components: a Serial Unlock Decoder (containing the unlocking

mechanism and Manchester decoder), a watchdog timer, the Serial Data register (Serial Reg) and a Demultiplexer to the Register File (see *Figure 2*).

Unlocking Mechanism

The Unlocking Mechanism watches for an initial break sequence, detailed in *Figure 3*.

The initial unlock sequence consists of at least five LOW-to-HIGH transitions of CLK with DATA HIGH, followed immediately by a single LOW-to-HIGH transition of CLK with DATA LOW. Following this unlock sequence, the encoded serial data is clocked into the Serial Data register (Serial Reg).

Note that the ICD2061A may not be serially programmed when in Power-Down Mode.

Watchdog Timer

Following any transition of CLK or DATA, the watchdog timer is reset and begins counting. Throughout the entire programming process, the watchdog timer ensures that successive edges of CLK or DATA do not violate the timeout specification (of 2 msec—see *Switching Characteristics*.) If a timeout does occur, the lock mechanism is rearmed and the current data in the Serial Data register (Serial Reg) is ignored.

Since the VCLK registers are selected by the S0 or S1 bits, and since any change in their state may affect the resultant output frequency, new data input on the Selection Bits is only permitted to pass through to the Decode Logic after the Watchdog Timer has timed out. This delay of S0 or S1 data permits a serial program cycle to take place without affecting the current register selection. The process of serial programming has no effect on the performance of the graphics subsystem. Note that there is a latency amounting to the duration of the Watchdog Timer before any new VCLK register selections take effect.




Figure 3. Unlock Sequence






Figure 4. Serial Data Timing

Serial Data Register

The serial data is clocked into the Serial Data register (Serial Reg) in the following order shown in *Figure 4*.

The serial data is sent using a modified Manchester-encoded data format. This is defined as:

- 1. An individual data bit is sampled on the rising edge of CLK.
- The complement of the data bit must be sampled on the previous falling edge of CLK.
- The Set-Up and Hold Time requirements must be met on both CLK edges.
- The unlock sequence, start, and stop bits are not Manchester-encoded.

For specifics on timing, see the "Serial Programming Timing" section in the switching waveforms.

The bits are shifted in this order: a start bit, 21 data bits, 3 address bits (which designate the desired register), and a stop bit (which also functions as a load strobe to transfer the data from the Serial Reg into the desired register). For the VCO registers (REG0, REG1, REG2, MREG), the data is made up of 4 fields: D[20:17] = Index; D[16:10]=P'; D[9:7]=Mux; D[6:0]=Q'. (See the *Programming the ICD2061A* section for more details on the VCO data word.) For the other registers with fewer than 21 bits (PWRDWN, CNTL Reg), the upper bits are used (starting with the MSB). A total of 24 bits must always be loaded into the Serial Data Register (or an error is issued). Undefined bits should always be set to zero to maintain software compatibility with future enhancements.

Following the entry of the last data bit, a stop bit or Load command is issued by bringing data HIGH and toggling CLK HIGH-to-LOW and LOW-to-HIGH. The unlocking mechanism then automatically rearms itself following the load. Only when the watchdog timer has timed out are the S0 and S1 selection pins permitted to return to their normal register select function.

Note that the Serial Data register (Serial Reg) that receives the address and data bits is exactly the correct length to accept the data being sent. The stop bit is used as a load command that passes the Serial Reg contents on to the register file location indicated by the address bits. If a stop bit is not received

after the Serial Data register has been filled, but rather more valid encoded data is received, then all of the received serial data is ignored, the unlocking mechanism rearmed, and an error is issued. The device counts the serial data clock edges to know exactly when the serial buffer is full, and thus to know which bit is the stop bit. Following the stop bit, the unlocking mechanism rearms itself. If corrupt data is detected (i.e., incorrectly Manchester-encoded data), then the unlocking mechanism is rearmed, the serial counter reset, all received data ignored, and $\overline{\text{ERROUT}}$ is asserted.

ERROUT Operation

The ERROUT signal is used to report when a program error has been detected internally by the ICD2061A. The signal stays active until the next unlock sequence.

Figure 5 shows the basic mechanism used to detect valid and erroneous serial data. Note that the circuit must have different values on the rising and falling edge when sampling the falling edge first. Valid data is read on the rising edge of CLK.

The ERROUT signal is invoked for any of the following error conditions: incorrect Manchester encoding; incorrect length of data word; incorrect stop bit; timeout.

Note that if there is no input pin available on the target VGA controller chip to monitor ERROUT, a software routine which counts VSYNC pulses in order to measure output frequency may be used as a determination of programming accuracy.




Figure 5. Serial Data Timing



Programming the ICD2061A

The desired output frequency is defined via a serial interface, with a 24-bit number shifted in. The ICD2061A has two programmable oscillators, requiring a 24-bit programming word (W) to be loaded into each channel's respective registers independently. This word contains 4 fields:

Table 5. Programming Word Bit Fields

Field	# of Bits
Address (A)	3
Index (I)	4 ^[4]
P Counter value (P)	7
Div (D)	3
Q Counter Value (Q)	7 ^[5]

Notes:

- 4. MSB (Most Significant Bits)
- 5. LSB (Least Significant Bits)

The frequency of the Programmable Oscillator $f_{(VCO)}$ is determined by these fields as follows:

where $f_{(REF)}$ =Reference frequency (between 1 MHz-25 MHz; typically 14.31818 MHz)

Note that if a reference frequency other than 14.31818 MHz is used, then the initially loaded ROM frequencies will not be correct.

The value of $f_{(VCO)}$ must remain between 50 MHz and 120 MHz inclusive. Therefore, for output frequencies below 50 MHz $f_{(VCO)}$ must be brought into range. To accomplish this, a post-VCO divisor is selected by setting the values of the div field (D). See *Table 6*.

Table 6. Post-VCO Divisor

D	Divisor
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

The Index Field (I) is used to preset the VCO to an appropriate range. The value for this field should be chosen from the following table. (This table is referenced to the VCO frequency, $f_{(VCO)}$, rather than to the desired output frequency.) Note that VCLK may be shut off, but that MCLK must be left running.

When the Index Field is set to 1111, VCLK is turned off and both channels run from the same MCLK VCO. To reduce jitter, one doesn't want the two VCOs to run at integral multiples of each other; therefore, if one does want the clocks to run at 2ⁿ (n=0, 1, 2..7) multiples of each other, this is done by turning off the

VCLK VCO and multiplexing the MCLK VCO over to VCLKOUT, dividing down to the desired frequency. This will significantly reduce heterodyne jitter.

Table 7. Index Field (I)

I	VCLK f _{VCO} (MHz)	MCLK f _{VCO} (MHz)
0000	50.0 – 51.0	50.0 – 51.0
0001	51.0 – 53.2	51.0 – 53.2
0010	53.2 – 58.5	53.2 – 58.5
0011	58.5 – 60.7	58.5 – 60.7
0100	60.7 – 64.4	60.7 – 64.4
0101	64.4 – 66.8	64.4 – 66.8
0110	66.8 – 73.5	66.8 – 73.5
0111	73.5 – 75.6	73.5 – 75.6
1000	75.6 – 80.9	75.6 – 80.9
1001	80.9 – 83.2	80.9 – 83.2
1010	83.2 – 91.5	83.2 – 91.5
1011	91.5 – 100.0	91.5 – 100.0
1100	100.0 – 120.0	100.0 – 120.0
1101	100.0 – 120.0	100.0 – 120./0
1110	Turn off VCLK	100.0 – 120.0
1111	Mux MCLK to VCLK	100.0 – 120.0

If the desired VCO frequency lies on a boundary in the table—in other words, if it is exactly the upper limit of one entry and the lower limit of the next—then either index value may be used (since both limits are tested).

To assist with these calculations, Cypress/IC Designs provides *BitCalc* (Part #ICD/BCALC), a Windows™ program that automatically generates the appropriate programming words from the user's reference input and desired output frequencies, as well as assembling the program words for such things as control and power-down registers.

Programming Constraints

There are five primary programming constraints of which the user must be aware:

Table 8. Programming Constraints

Parameter	Minimum	Maximum	
f _(REF)	1 MHz	25 MHz	
f _(REF) /Q	200 kHz	1 MHz	
f _(VCO)	VCLK: 65 MHz MCLK: 52 MHz	VCLK: 165 MHz MCLK: 120 MHz	
Q	3	129	
Р	4	130	

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation. The factors are listed here for completeness' sake; however, by using the *BitCalc* program, these constraints become transparent.



Programming Example—Prescaling=2 (default)

The following is an example of the calculations *BitCalc* performs:

Derive the proper programming word for a 39.5 MHz output frequency, using 14.31818 MHz as the reference frequency:

Since 39.5 MHz<50 MHz, double it to 79.0 MHz. Set D to 001. Set I to 1000. The result:

(VCO)=79.0=(2 x 14.31818 x P/Q) P/Q = 2.7587

Table 9. P&Q Value Pairs

Р	Q	f _(VCO) (MHz)	Error (PPM)
69	25	79.0363	460
80	29	78.9969	40
91	33	78.9669	419

Choose (P, Q)=(80,29) for best accuracy (40 PPM).

Therefore:

P'=P-3=80-3=77=1001101 (4dH) Q'=Q-2=29-2=27=0011011 (1bH)

and the full programming word, W is:

W=I, P', M, Q'=1000, 1001101, 001, 0011011 =100010011010010011011 (11349bH)

The programming word W is then sent as a serial bit stream, LSB first. Appropriate start and stop bits must also be included as defined in the Serial Programming Scheme section.

Programming Example—Prescaling=4

Assume the desired VCLKOUT frequency is 100 MHz. *Table 10* compares the results of using the default prescaling value of 2 and the optional prescaling value of 4.

Table 10. Prescale Values

Prescale	Actual Frequency (MHz)	Р	Q	Error (PPM)
2	99.84028	129	37	1600
4	99.99998	110	63	0

But this precision has its price, namely that the user now has to set and reset the Prescale Bits PS0-2 (corresponding to REG0-2), which involves loading a Control Word (taking care to preserve the current values of the other Control Bits), before the VCO Program Word can be loaded. Once the appropriate Prescale Bits are set, then frequency programming can proceed as before, unless and until it is desired to program a new frequency without prescaling, at which point a new Control Word must first be loaded with the proper bits set, and observing the precautions noted above.

To summarize, the sequence is:

- 1. Set the Prescale bits (load a Control Word)
- 2. Program the VCO (load a Program Word)

Note that care must be taken not to change the Prescale Bit of the currently active register: the results will be unpredictable at best, and it could cause the VCO to go out of lock.

Power Management Issues

Power-Down Mode 1

The ICD2061A contains a mechanism to reduce the quiescent power when stand-by operation is desired. In Power-Down Mode 1 (invoked by pulling, the PWRDWN signal low and having the proper CNTL Reg bit set to zero), both VCOs are shut down, the VCLKOUT output is forced high, and the MCLKOUT output is set to a user-defined low-frequency value to refresh dynamic RAM.

The power-down MCLKOUT value is determined by the following equation:

MCLKOUT_{Power-Down}=f_(REF)÷(PWRDWN Reg Divisor Value)

The Power-Down register divisor is determined according to the following 4-bit word programmed into the PWRDWN register. (See *Table 11*.)



Table 11. PWRDWN Register Programming

PWF	PWRDWN bits		PWRDWN		MCLKOUT Bower Down	
Р3	P2	P1	P0	Register Value	Power-Down Divisor	MCLKOUT Power-Down (f _(REF) =14.31818 MHz)
0	0	0	0	0	N/A	N/A
0	0	0	1	1	32	447.4 KHz
0	0	1	0	2	30	477.3 KHz
0	0	1	1	3	28	511.4 KHz
0	1	0	0	4	26	550.7 KHz
0	1	0	1	5	24	596.6 KHz
0	1	1	0	6	22	650.8 KHz
0	1	1	0	7	20	715.9 KHz
1	0	0	0	8	18 (default)	795.5 KHz
1	0	0	1	9	16	894.9 KHz
1	0	1	0	Α	14	1.023 MHz
1	0	1	1	В	12	1.193 MHz
1	1	0	0	С	10	1.432 MHz
1	1	0	1	D	8	1.790 MHz
1	1	1	0	Е	6	2.386 MHz
1	1	1	1	F	4	3.580 MHz

On power-up, the value of the PWRDWN Register is loaded with a default value of 8 (1000 binary), which yields an MCLK-OUT frequency of 795 KHz (14.31818/18). The default mode is Power-Down Mode 1.

Note that the ICD2061A may not be serially programmed when in Power-Down Mode.

Power-Down Mode 2

If there is no need for any output during power-down operation, then an alternate Power-Down Mode is available, which will completely shut down all outputs and the reference oscillator, yet still preserve all register contents. This results in the absolute least power consumption.

Power-Down Mode 2 is invoked by first programming the power-down bit in the CNTL Reg, and then pulling the PWRDWN pin LOW.

The PWRDWN Pin

This pin has a standard internal pull-up during normal operation. When the user pulls it down to invoke Power-Down Mode 1 or 2, the normal pull-up resistor is dynamically switched to a weak pull-up, which significantly reduces power consumption. If, after pulling this pin LOW, the pin is allowed to float, the weak pull-up will gradually cause the signal to rise, enabling the normal pull-up, and will eventually turn the device back on.

Estimating Total Current Drain

Actual current drain is a function of frequency and of circuit loading. The operating current of a given output is given by the equation: $I=C \times V \times f$, where:

I=current (in mA)
C=Load capacitance (max., 25pF)
V=output voltage (usually 5V)
f=output frequency (in MHz)

To calculate total operating current, sum the following terms:

VCLKOUT -->C x V x f(VCLK)
MCLKOUT--> C x V x f(MCLK)
Internal -->12 mA

This gives an approximation of the actual operating current. For unconnected output pins, one can assume 5 to 10 pF loading, depending on package type.

Table 12. Typical Values

Frequency	Capacitive Load	Current (mA)
LOW	LOW	15
HIGH	LOW	40
HIGH	HIGH	65

When in Power-Down Mode 1, and using a 14.31818 MHz reference crystal, the power consumption should not exceed 7.5 mA. In Power-Down Mode 2, the power consumption should not exceed 50 μ A.

Output Enable Pin

When the OE pin is asserted (active LOW), all the output pins except XTALOUT and ERROUT enter a high-impedance mode, to support automated board testing.

External Clock Input (Feature Connector Compatibility)

To maintain backward compatibility to the VGA feature connector standard, the video clock output VCLKOUT can multiplex between the clock synthesizer output and the external clock input FEATCLK. This multiplexing is controlled by the INTCLK input signal and appropriate decode of selection signals (SEL0, SEL1). See the section on Register Definitions for more information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Junction temperature125°C

Operating Range

Ambient Temperature	V _{DD} & AV _{DD}	
$0^{\circ}\text{C} \le \text{T}_{\text{AMBIENT}} \le 70^{\circ}\text{C}$	5V ±5%	

Electrical Characteristics Over the Operating Range^[6]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -4.0$ mA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 4.0 mA		0.4	V
V _{IH}	Input HIGH Voltage	Except on Crystal Pins	2.0		V
V _{IL}	Input LOW Voltage	Except on Crystal Pins		0.8	V
I _{IH}	Input HIGH Current	$V_{IH} = V_{DD} - 0.5$		105.0	μΑ
I _L	Input LOW Current	V _{IL} = +0.5V		-250.0	μΑ
I _{OZ}	Output Leakage Current	(Three-state)		10	μΑ
I _{DD}	Supply Current	Inputs @ V _{DD} and GND	15	85.0	mA
I _{ADD}	Analog Power Supply Current			10	mA
I _{PD1}	Power-Down Current (Mode 1)			7.5	mA
I _{PD2}	Power-Down Current (Mode 2)			50	μΑ

Note:

^{6.} Input capacitance is typically 10pF, except for the crystal pins.



Switching Characteristics Over the Operating Range


Parameter	Name	Description	Min.	Max.	Unit	
f _(REF)	Reference Frequency	Reference Oscillator nominal value	1	25	MHz	
t _(REF)	Reference Clock Period	$t_{(REF)} = 1/f_{(REF)}$	40	1000	ns	
t ₁	Input Duty Cycle	Duty cycle for the inputs defined as t _{1A} ÷t _{1B}	25%	75%		
t ₂	Output Clock Periods	Output values	10	2564	ns	
t ₃	Output Duty Cycle	Duty cycle for the outputs defined as $t_{2A} \div t_{2}^{[7]}$	40	60	%	
t ₄	Rise Times	Rise time for the outputs into a 25-pF load		4	ns	
t ₅	Fall Times	Fall time for the outputs into a 25-pF load		4	ns	
t _{freq1}	freq1 Output	Old frequency output				
t _{freq2}	freq2 Output	New frequency output				
t _A	f _(REF) Mux Time	Time clock output remains HIGH while output muxes to reference frequency	t _(REF) /2	3(t _(REF) /2)	ns	
t _{timeout}	Timeout Interval	Internal interval for serial programming and for VCO changes to settle ^[8]	2	10	msec	
t _B	t _{freq2} Mux Time	Time clock output remains HIGH while output muxes to new frequency value	t _{freq2} /2	3/(t _{freq2} /2)	ns	
t ₆	Three-state	Time for the outputs to go into three-state mode after OE signal assertion	0	12	ns	
t ₇	CLK Valid	Time for the outputs to recover from three-state mode after OE signal goes HIGH	0	12	ns	
t ₈	Power-Down	Time for Power-Down Mode of operation to take effect		12	ns	
t ₉	Power-Up	Time for recovery from Power-Down Mode of operation		12	ns	
t ₁₀	MCLKOUT HIGH	Time for MCLKOUT to go HIGH after PWRDWN is asserted HIGH	0	t _{PWR-DWN}	ns	
t ₁₁	MCLKOUT delay	Delay of MCLKOUT prior to f _{MCLK} signal at output	t _{MCLK} /2	3/(t _{MCLK} /2)	ns	
t _{serclk}		Clock period of serial clock	2 x t _(REF)	2	msec	
t _{HI}		Minimum HIGH time	t _(REF)		ns	
t _{LO}		Minimum LOW time	t _(REF)		ns	
t _{SU}		Set-Up time	20		ns	
t _{HD}		Hold time	10		ns	
t _{ldcmd}		Load command	0	t _(REF) +30	ns	


Duty cycle is measured at CMOS threshold levels. At 5V, V_{TH}=2.5V.
 If the interval is too short, see the Timeout Interval paragraph.




Switching Waveforms

Duty Cycle Timing






State Timing




Selection Timing






Switching Waveforms (continued)


MCLK and Active VCLK Register Programming Timing



Soft Power-Down Timing(Mode 2)



Serial ProgrammingTiming




Note:

^{9.} It takes 2 to 10 msec after Soft Power-Down to guarantee lock of VCLKOUT and MCLKOUT PLLs.



Test Circuit



Ordering Information^[10]

Ordering Code	Package Name	Package Type	Operating Range
ICD2061A	S1	16-Pin SOIC	Commercial ^[11]

Notes:

10. Please call your local Cypress representative.
11. 0°C to +70°C

Example: order ICD2061ASC-1 for the ICD2061A, 16-pin plastic SOIC, commercial temperature range device with the initial frequencies shown in Table 2.

Document #: 38-00403-A



Package Diagrams

16-Lead Molded SOIC S1

