

LOW SKEW CLOCK DRIVER/BUFFER FOR DESKTOP PC WITH FOUR DIMMS

IDTCSP5818

FEATURES:


- 1 to 18 output buffer/driver
- Tri-state pin for testing
- I²C programming capability
- Power Supply Voltage 3.3V ±5%
- Low skew output (<250 ps)
- Multiple VDD and GND for noise reduction
- 48-pin SSOP package

DESCRIPTION:

The CSP5818 is a high speed, low noise 1-18 non-inverting buffer designed for SDRAM clock buffer applications. Out of the 18 outputs 16 outputs may be used to drive up to four SDRAM DIMMs, and the remaining two can be used for external feedback to a PLL.

The CSP5818 also includes an I^2C interface, which can enable or disable each output clock driver. Turning unused outputs off reduces Electro Magnetic Interference (EMI).


FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

NOVEMBER 1999

PIN CONFIGURATION



SSOP TOP VIEW

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VDD	Supply Voltage to Ground	- 0.5 to 4.6V	٧
Vон	DC Output Voltage VouT	- 0.5 to + 4.6V	V
VIL	DC Output Voltage VIN	- 0.5 to + 4.6	V
Vı	DC Input Diode Current with VI < 0	- 20	mA
TA	Maximum Power Dissipation at Ta = 85°C	600	mW
Tstg	TSTG Storage Temperature	-65 to 150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Name	Description
N/C	Pins are not internally connected.
SDRAM (0:3)	SDRAM Byte 0 Clock Outputs.
SDRAM (4:7)	SDRAM Byte 1 Clock Outputs.
SDRAM (8:11)	SDRAM Byte 2 Clock Outputs.
SDRAM (12:15)	SDRAM Byte 3 Clock Outputs.
SDRAM (16:17)	SDRAM Clock Outputs useable for feedback.
BUF_IN	Input for Buffers.
OE	Tri-State Output Enable. Includes internal pull up to VDD. When asserted LOW, clock outputs are high impedance.
SDATA	I ² C Data Pin. Includes internal pull up to VDD.
SCLK	I ² C Clock Pin. Includes internal pull up to VDD.
V _{DD}	3.3V power supply for output buffers.
GND	Ground for output buffers.
GNDI ² C	Ground for I ² C circuitry.
V _{DD} I ² C	3.3V Power Supply for I ² C circuitry.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
ViH	Input HIGH Voltage Level	For all Inputs	2	_	_	٧
VIL	Input LOW Voltage Level	For all inputs except I ² C inputs		_	0.8	٧
		I ² C Inputs (SDATA and SCLK)	_	_	0.7	
Іін	Input High Input Current	VIN = VDD	- 5	_	5	μΑ
lıL	Input Low Current	Vin = 0V; BUF_IN	- 5	_	5	μΑ
		VIN = 0V; OE, SDATA, SCLK	- 100	_	0	
		CL = 0pF; fin@66.66MHz ⁽¹⁾	_	50	70	
		CL = 0pF; fin@100MHz ⁽¹⁾	_	75	105	
IDD	Supply Current	CL = 30pF; fin@66.66MHz ⁽¹⁾	_	160	180	mA
		CL = 30pF; fin@100MHz ⁽¹⁾	_	240	270	
		BUF_IN = GND or VDD, all other inputs at VDD	_	_	500	
Vон	Output High Voltage	SDRAM (0:17) I _{OH} = -36mA	2.4	_	_	٧
Vol	Output Low Voltage	SDRAM (0:17) IoL = 25mA	_	_	0.4	٧
VolI ² C	Output Low Voltage	SDATA IOLI ² C = 3mA	_	_	0.4	٧

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions		Typ. ⁽¹⁾	Max.	Unit
tR	Rise Time ⁽¹⁾	0.4V to 2.4V; C _L = 30pF	_		2.2	ns
tF	Fall Time ⁽¹⁾	2.4V to 0.4V; CL = 30pF	_	_	2.4	ns
Dt	Duty Cycle ⁽¹⁾	VT = 1.5V; CL = 30Pf; With 50% Input Clock	45	50	55	%
Tsĸ	Skew (output-output) ⁽¹⁾	V _T = 1.5V; C _L = 30pF for all outputs	_	_	250	ps
TPHL or TPLH	Propagation Delay	VT = 1.5V	_	_	6	ns
TPROP EN	Enable Delay	V _T = 1.5V	_	_	8	ns
TPROP DIS	Disable Delay	VT = 1.5V	_	_	8	ns

NOTE:

1. Guaranteed by design, not subject to 100% production testing.

I²C SERIAL INTERFACE CONTROL

The I^2C interface permits individual enable/disable of each clock output: any unused outputs may be disabled to reduce the EMI. The CSP5818 is a slave receiver device. It can read back the data stored in latches for verification.

The data transfer rate supported by the I^2C interface is 100K bits/sec. Data is transferred in bytes (with the addition of start, stop, acknowledge bits) in sequential order from the lowest to highest byte with the ability to stop after any complete byte has been transferred. The first two bytes transferred must be a Command Code followed by a Byte Count. Both of these bytes are ignored by the device.

The I²C address of the CSP5818 is:

A7	A 6	A 5	A4	A3	A2	A1
1	1	0	1	0	0	1

Address A0 is the read/write bit and is set to 0 for writes and 1 for reads. During read back, the first byte read is a Byte Count representing the number of bytes following (fixed at 3).

Byte 1: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable, Outputs held low). Default = Enable

noid low), Boll				
Bit	Pin#	Description		
Bit 7	45	SDRAM 15 (Active/Inactive)		
Bit 6	44	SDRAM 14 (Active/Inactive)		
Bit 5	41	SDRAM 13 (Active/Inactive)		
Bit 4	40	SDRAM 12 (Active/Inactive)		
Bit 3	36	SDRAM 11 (Active/Inactive)		
Bit 2	35	SDRAM 10 (Active/Inactive)		
Bit 1	32	SDRAM 9 (Active/Inactive)		
Bit 0	31	SDRAM 8 (Active/Inactive)		

SERIAL CONFIGURATION COMMAND BITMAPS


Byte 0: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable, Outputs held low), Default = Enable

Pin#	Description			
18	SDRAM 7 (Active/Inactive)			
17	SDRAM 6 (Active/Inactive)			
14	SDRAM 5 (Active/Inactive)			
13	SDRAM 4 (Active/Inactive)			
9	SDRAM 3 (Active/Inactive)			
8	SDRAM 2 (Active/Inactive)			
5	SDRAM 1 (Active/Inactive)			
4	SDRAM 0 (Active/Inactive)			
	18 17 14 13 9 8			

Byte 2: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable, Outputs held low), Default = Enable


Bit	Pin#	Description	
Bit 7	28	SDRAM 17 (Active/Inactive)	
Bit 6	21	SDRAM 16 (Active/Inactive)	
Bit 5	_	Reserved, 1 at power up, set to 0	
Bit 4	_	Reserved, 1 at power up, set to 0	
Bit 3	_	Reserved, 1 at power up, set to 0	
Bit 2	_	Reserved, 1 at power up, set to 0	
Bit 1		Reserved, 1 at power up, set to 0	
Bit 0	_	Reserved, 1 at power up, set to 0	

TEST CIRCUIT




Parameter Tested	Switch Position
tPLZ, tPZL	Closed
All Others	Open

AC TIMING DIAGRAM



Enable and Disable Times



Propagation Delay

OPERATING CHARACTERISTICS , $T_A = 25$ °C

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Power Supply Voltage	3.135	3.3	3.465	V
TA	Operating Temperature	-40	25	85	°C
CL	Load Capacitance			30	pF
CIN	Input Capacitance ⁽¹⁾			15	pF

ORDERING INFORMATION

IDTCSP5818 XXX XX X



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*