Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

PRODUCT DESCRIPTION


The IMI145158 is a member of a family of phaselock loop synthesizer ICs from International Microcircuits. This part is a single PLL in a small package for low cost VHF applications. The IMI145158 is programmed with standard 3-wire serial lines: data, clock, and enable.

Blocks in the IMI145158 include a dual modulus feedback divider for control of an external dual modulus prescaler. Prescaler ratios up to 128:129. Also included are an "N" counter, reference divider, phase detector, and charge pump. The reference divider is programmable from 1 to 16383. Both divider inputs are biased for high sensitivity to sinewave input signals, and the reference divider input can be configured to operate as a crystal oscillator if desired. A buffered reference signal output is also provided. The phase detector is a Type IV phase-frequency design, which has inherently eliminated the "dead zone" crossover distortion. The loop error signal is provided by both a single-ended charge pump output and standard differential logic outputs.

Performance improvements of the IMI145158 over the single loop CMOS PLL devices are in the opating bandwidth and phase detector noise floor. With its examely low phase noise floor and wider input bandwidth, presaler ratios can be minimized to allow wide loop width. for faster settling and lower phase noise.

PRODUCT FEATURES

- >145 MHz typical input frequency.
- -160 dBc/Hz total phas/ _uetector noise floor.
- No dead zone by dr .gn.
- Two phase detector to s:
 - Current ode charg nump
 - Diffe Intial gic
- Unar iguous PLL rquisition.
- 3 ne serial programning: data, clock, & enable.
- Interior of MOS MCUs.
- 10-bit \ ___nter: Divider range = 1 to 1023.
- ▼ 7-bit A counter: Divider range = 0 to 127.
- 14 It R counter: Divider range = 1 to 16383.
- Un- or off-chip reference oscillator operation.
- Buffered & filtered ref output is provided.
- Packaging options: 16 PDIP or 16 SOIC or 20 PLCC.



IMI145158

FREQUENCY SYNTHESIZER

Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

	MAXIMUM RATINGS									
Voltage Relative to VSS:	-0.3V to 7V	This device contains circuitry to protect the inputs against damage due to high static voltages or electric								
Voltage Relative to VDD	0.3V	field; however, precautions should be taken to avoid application of any voltage him or than the maximum rated voltages to this circuit cor proper operation, Vin								
Storage Temperature:	-65°C to 150°C	and Vout should be constrained to the range: VSS- vin or val) < VDF								
Ambient Temperature:	-40°C to 85 °C									

Unused inputs .ust 'vays be to an appropriate logic voltage 'evel (eithe. 'SS or VDD).

PIN DESCRIPTION .

Ļ	THE ZEGOMI TIGH								
	Pin Number	<u>Name</u>	<u>Description</u>						
	1 2 14 10	Xin Xout REFout DATA	Total in (or reference signal, rout) to the recoence oscillator / buffer. Xtal out (or Reference signal, rout) of the reference oscillator / buffer. Buffered reference signal. Positive logic soft register in at data. The first 14 bits are the reference or feedback divide. Programming information, sent MSB first. The final programming bit (column) selection divider this programming information will be loaded into: 1 = the the thermodynamic information of the feedback divider. ↑ A and ↑ N Entry Format (Control Bit = 0) ↑ A Counter Bits ↑ N Counter Bits ↑ N Counter Bits ↑ N Counter Bits ↑ N Counter Bits ↑ Data Bit In (Bit No. 18) First Data Bit in (Bit No. 1)						

Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

PIN DESCRIPTIONS (continued) Description Pin Number Name + R Counter Bits Control MSB SB Last Data Bit In (P No. First Da A in (Bit No. CLOCK On each low-to-high transition, clor s one bit into be on-chip shift register from 9 the data input. This signal, when HIGH, latch the information in the shift register into the 11 **ENABLE** selected divider. 12 Mod Cntrl This output generater a signal by the punip control logic circuitry for controlling an external dual-modul prescaler. 8 fin Feedback divided to the positive edge triggered counter, this signal is intended to be C counied. For CMOS logic level input signals, DC coupling ca be used. VDD Circimpositi power stuply. 4 6 VSS cuit ground. 5 **PDout** ingle ...dec harge pump output, usually used with passive loop filters. This signal operat d according to this table: Frequency fv > fr at the phase detector: negative pulses. ■ Frequency fv < fr at the phase detector: positive pulses. ■ Frequency fv = fr at the phase detector: high-impedance state. 16 φR Phase detector output. This signal goes LOW when the feedback frequency is too low. φV 15 Phase detector output. This signal goes LOW when the feedback frequency is too high. 7 LD Lock detect output. When the PLL is locked, this signal will be essentially HIGH, with very narrow negative spikes at the phase detection frequency. If the PLL is out of lock, this signal will pulse LOW. 3 fν Output of the feedback divider N.

Output of the reference divider R.

13

fr

IMI145158

FREQUENCY SYNTHESIZER

Preliminary

CMOS LSI

SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

		PII C	PERA							UENC	, I SIN	IHESIZER
		, LL O		VDD =			HEN	10110	<i>,</i> ,,,			
)°C		25°C		85	5°C		
	Characteristics	Syr	nbol	Min	Max	Min	Тур	Max	Min	Max	Unit	Conditions
	Max Operating	fin,	Sine*	160	typ 225	120	170		110	typ 155	MHz	+ 4 dBm 1.0V p-p
	Frequency	fosc	Sine*	75	typ 105	85	120		55	yp 80	MHz	+4 of Bm 1.0 V p-p
	Modulus Control Prop. Delay	MCpd		-	10	-	7.5	10.5	-	17	ns	
Dynamic	Synthesizer Phase Noise Floor	PDNF					- 160				c/Hz	@100kHz
	Pin	Cin		ï	6	ı	4	6		6	pF	
	Capacitances	Cout		ī	8	-		8	-	8	pF	
	Phase Det 1 gain	Kd		-		-	0.65		-		ma/Rad	
	Phase Det 2 gain	Kd		-		-	r		_		v / Rad	
	Input	VIL		1	1.5	-	75	1	-	1.5	Vdc	
	Voltages	VIH		3.5		4.95	5.0	-	3.5	-		
	Output	VOL		_	0.	-	$\langle \rangle$	0.05	-	0.05	Vdc	
	Voltages	VOH		4.95		0	5.0	-	4.95	-		
		IOL	Lo ;	2.4	-	2.0	2.8	-	1.6	-		
Static	Output		OSC +	1.2	7	1.0	1.4	-	0.8	-	mA	VOL = 0.40
	Current	1 1	Logic			-2.0	-2.8	-	-1.6	-	mA	VOH = 4.0
				-1.2	-	-1.0	-1.4	-	-0.8	-	mA	VOH = 4.4
		Icp	CPcu				4.0				mA	for 2Pi Radians
	Supply	IDD (mA	fosc=fin-10 MHz
	Currents	ISL		-	150	-	40	150	-	150	μΑ	fosc=fin=0
		IP'					50				μΑ	VIL = 0

^{*} Sine wave uput is not ecomended below 10 MHz.

Preliminary


CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER


	PLL OPERATING CHARACTERISTICS											
			V	DD = 3	VOL:	TS						
			-4	0°C	25°C		85ºC					
	Characteristics	Syr	mbol	Min	Max	Min	Тур	Max	Min	Max	nit	Conditions
	Max Operating	fin,	Sine*	100		80	115		70		MHz	+4 dBm 1.0V p-p
	Frequency	fosc	Sine*	60		65	95		50		√lHz	, dBm 1.0V p-p
	Modulus Control Prop. Delay	MCpd		-	12	-	11	15	-	17	ns	
Dynamic	Synthesizer Phase Noise Floor	PDNF					- 160				dBc/Hz	
	Pin	Cin		-	10	-		10	-	10	pF	
	Capacitances	Cout		-	10	-	6	J	-	10	pF	
	Phase Det 1 gain	Kd		-		- -	0.3 5		1		ma/Ra d	
	Phase Det 2 gain	Kd		-		-	0.4		-		v / Rad	
	Input	VIL		-	.0.9		5	0.9	-	0.9	Vdc	
	Voltages	VIH		2		2	1.6 5	-	2.1	-		
	Output	VOL		-	U	[-	0.0	0.05	-	0.05	Vdc	
	Voltages	VOH		2.9:	-	2.95	3.0	-	2.95	-		
		15	Logic	1.6	-	1.4	2.0	-	8.0	-		
Static	Output		OSCou.	J.8	-	0.7	1.0	-	0.4	-	mA	VOL = 0.30
	Current	101	Lo :	-1.6	-	-1.4	-2.0	-	-0.8	-	mA	VOH = 2.4
			Cout	-0.8	-	-0.7	-1.0	-	-0.4	-	mA	VOH = 2.4
		'ср	CP cur				2.2				mA	for 2Pi Radian
	Supply	D									mA	fosc=fin-10 MHz
	Currents	ISB		-	150	-	40	150	-	150	μΑ	fosc=fin=0


^{*} Sine wave input is not recomended below 10 MHz.


Preliminary


CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER











Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

DUAL MODULUS PRESCALING

Dual Modulus prescaling is a wide spread method used to effectively extend the operating frequency of a digital counter without sacrificing any frequency resolution. The key to understanding this method is to remember the basics of division: When any two integers are divided, a quotient and a remainder will result.

When used here in a PLL, the numerator is the required PLL total feedback divider ratio, called $N_{tot.}$ The denominator is the base modulus of the dual modulus prescaler, P. The quotient is applied directly to the N counter, and the remainder is applied directly to the A counter. Both counters count down together toward zero. While the A counter counts, the MC (modulus control) output signal is LOW, setting the prescaler to divide by P + 1. When the A counter reaches zero, the MC output is set HIGH while the N counter continues to count down to zero. When the N counter reaches zero, both counters are reset to the programmed inputs and the cycle is repeated.

Two particular things should be noticed about this process. First, the remainder counts are spread among an equal number of quotient counts by the use of the prescaler modulus P +1. When the remainder has been counted, any remaining quotient counts are handled normally by prescaling by modulus P. This counter is thus performing

 $N_{\text{tot}} = A(P+1)^{\circ} (N-A)P$

Some algebra on this relation yie

$$N_{tot}$$
 $AP+$ N' AP

which is just the definition of integer div. Second, for this to work, there must be more quirent counts than remainder counts for all possible values of N_{tot} in the inthesizer design. If this were not true, then the accounter will reach error and cause the entire divider to be resolved for which a counter is finished. There is a minimum value for N_{tot} for which this requirement will always hold: $N_{tot} > P^2$

PROGRAMMING GUIDELINES APPLY CABLE TO THE IMI145158

The system total divide value (N_{total}) will be dictated by ne application:

$$N_{\text{total}} = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N^*P_1$$

N is the number programmed into the \div N counte. A is the programmed into \div A counter. P and P + 1 a. The electab divide ratios available in the two modulus poscalers. To have range of N_{total} values in sequence, the A counter is program and from zero through P-1 for a particular alue N in N counter. N is then incremented to N + 1k, and tr. A sequence of through P - 1 again.

To maximize system equency combility, equal modulus prescaler's output must of from low to hap after each group of P or P + 1 input cycles. To prescaler shall divide by P when its modulus control line is high and by P when its modulus control is low.

For the maximum frequency into the prescaler (FVCO max), the value used for P must be large enough so that:

A. FVCO max divided by P may not exceed the frequency capability of Pin 8 of the IMI145158.

The priod of FVCO divided by P must be greater than the sum of the times:

- a. Propagation delay through the dual modulus prescaler.
- b. Prescaler setup or release time relative to its modulus control signal.
- c. Propagation time from fin to the modulus control signal.

A useful simplification in the IMI145158 programming code can be achieved by choosing the values for P or 8, 16, 32, or 64, or 128. For these cases, the desired value for N_{total} in binary is used as the program code to the \div A counters in the following manner:

- A. Assume the \div N counter and \div A counter contains "b" bits where 2b = P.
- Always program all higher order ÷ A counter bits above "b" to zero.
- C. Assume the ÷ N counter and ÷ A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+b bits in length. The MSB of this hypothetical counter is to correspond o the LSB of ÷ A. The system divide value, N_{total}, now results when the value of N_{total} in binary is used to program the "new" 10+b bit counter.

INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035 TEL: 408-263-6300 ext. 276 FAX 408-263-6571


Rev 1.2


9/3/98


Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

CONNECTION DIAGRAM









Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS



20-PIN PLCC DIMENSIONS										
		INCHES		MILLIMETERS						
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX				
А	0.147	.152	0.157	3.733	3.86	3.987				
b	0.003	0.007	.011	0.076	0.177	0.279				
b ₁	0.026	0.029	0.032	0.660	0.736	0.812				
D	0.385	90	j	9.77	9.906	10.033				
D ₁	0.385	າ.390	0.3.	./79	9.906	10.033				
Е	0.33	0.	0.353	8.712	8.839	8.966				
E ₁	0.343	0.348	0.353	8.712	8.839	8.966				
Ę,	0.31	0.320	0.330	7.874	8.128	8.382				
е		.05′ 3SC			1.27 BSC					
а	5°	7°	9°	5°	7°	9°				
Q	0.00	0.010	0.0115	0.216	.0.254	0.292				




16-PIN PLASTIC DIP DIMENSIONS										
		MILLIMETERS								
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX				
Α	0.150	0.160	0.170	3.81	4.06	4.318				
A ₁	0.015	-	-	0.381	-	-				
В	0.016	0.018	0.020	0.40	0.45	0.50				
B ₁	0.056	0.059	0.062	1.47	1.52	1.57				
B ₂	0.046	0.049	0.052	1.17	1.24	1.32				
С	0.008	0.010	0.012	0.20	0.25	0.30				
D	0.748	0.750	0.752	19.00	19.05	19.10				
Е	0.300	0.312	0.325	7.62	7.924	8.255				
E ₁	0.240	0.252	0.260	6.096	6.49	6.604				
E ₂	0.335	0.345	0.355	8.51	8.76	9.01				
e ₁		0.100 BSC			2.54 BSC	;				
L	0.25	0.230	0.135	3.175	3.30	3.429				
а	0°	7°	15°	0°	7°	15°				
Q ₁	0.059	0.060	0.061	1.50	1.53	1.55				
Q_2	0.128	0.130	0.132	3.25	3.30	3.35				
S	0.073	0.075	0.077	1.85	1.90	1.95				

Preliminary

CMOS LSI SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS



16 PIN SOIC DIMENSIONS									
		INCHES		MII	MILLIMETERS				
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX			
А	0.097	0.10	0.104	2.46	2.56	2.64			
A ₁	0.0050	19	0 .15	0.127	0.22	0.29			
A2	0.090	0.092	0.094	.29	2.34	2.39			
В	0	0.016	715	0.35	0.41	0.48			
С	0.0091	ე.010	0.0125	0.23	0.25	0.32			
Γ	0.402	0. 7	0.412	10.21	10.34	10.46			
É	.292	0.296	0.299	7.42	7.52	7.59			
		0.050 BS0		C	.127 BS	0			
Н	0/ /	0.406	0.410	10.16	10.31	10.41			
L	J.024	0.032	0.040	0.61	0.81	1.02			
a	00	5°	8º	00	5º	8º			

	OR	ERING II	FORMATION	
Part Number	Package Type		Production Flow	
IMI145158FPB	16 PIN Pland Dip		Industrial, -40°C to +85°C	
IMI145158FXB	16 PIN SOIC		Industrial, -40°C to +85°C	
IMI145158FQB	20 PIN PLCC		Industrial, -40°C to +85°C	

^{*} Please contact factory for the or lions.

Note: The "x" following the "MI Drace a umber denotes the device revision. The ordering part number is formed by a combination of device number sion, package style, and screening as shown below.

Marking: Example

145 8FF Date ode, Lot #

