

PRODUCT DESCRIPTION


The IMI145158 is a member of a family of phaselock loop synthesizer ICs from International Microcircuits. This part is a single PLL in a small package for low cost VHF applications. The IMI145158 is programmed with standard 3-wire serial lines: data, clock, and enable.

Blocks in the IMI145158 include a dual modulus feedback divider for control of an external dual modulus prescaler. Prescaler ratios up to 128:129. Also included are an "N" counter, reference divider, phase detector, and charge pump. The reference divider is programmable from 1 to 16383. Both divider inputs are biased for high sensitivity to sinewave input signals, and the reference divider input can be configured to operate as a crystal oscillator if desired. A buffered reference signal output is also provided. The phase detector is a Type IV phase-frequency design, which has inherently eliminated the "dead zone" crossover distortion. The loop error signal is provided by both a single-ended charge pump output and standard differential logic outputs.

Performance improvements of the IMI145158 over other single loop CMOS PLL devices are in the operating bandwidth and phase detector noise floor. With its extremely low phase noise floor and wider input bandwidth, prescaler ratios can be minimized to allow wide loop bandwidth for faster settling and lower phase noise.

PRODUCT FEATURES

- >145 MHz typical input frequency.
- -160 dBc/Hz total phase detector noise floor.
- No dead zone by design.
- Two phase detector outputs:
 - Current mode charge pump
 - Differential logic
- Unambiguous PLL acquisition.
- 3-wire serial programming: data, clock, & enable.
- Compatible with the SPI (Serial Peripheral Interface) on CMOS MCUs.
- 10-bit N counter: Divider range = 1 to 1023.
- 7-bit A counter: Divider range = 0 to 127.
- 14-bit R counter: Divider range = 1 to 16383.
- On- or off-chip reference oscillator operation.
- Buffered & filtered ref output is provided.
- Packaging options: 16 PDIP or 16 SOIC or 20 PLCC.

BLOCK DIAGRAM

MAXIMUM RATINGS

Voltage Relative to VSS: -0.3V to 7V

Voltage Relative to VDD 0.3V

Storage Temperature: -65°C to 150°C

Ambient Temperature: -40°C to 85 °C


This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

$$VSS < \text{Vin or Vout} < VDD$$

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

PIN DESCRIPTION

Pin Number	Name	Description
1	Xin	Xtal in (or reference signal input) to the reference oscillator / buffer.
2	Xout	Xtal out (or Reference signal output) of the reference oscillator / buffer.
14	REFout	Buffered reference signal.
10	DATA	Positive logic shift register input data. The first 14 bits are the reference or feedback divider programming information, sent MSB first. The final programming bit (control bit) selects which divider this programming information will be loaded into: 1 = the reference divider, and 0 = the feedback divider.



PIN DESCRIPTIONS (continued)

Pin Number	Name	Description
9	CLOCK	On each low-to-high transition, clocks one bit into the on-chip shift register from the data input.
11	ENABLE	This signal, when HIGH, latches the information in the shift register into the selected divider.
12	Mod Cntrl	This output generates a signal by the on-chip control logic circuitry for controlling an external dual-modulus prescaler.
8	fin	Feedback divider output signal. Applied to the positive edge triggered counter, this signal is intended to be AC coupled. For CMOS logic level input signals, DC coupling can be used.
4	VDD	Circuit positive power supply.
6	VSS	Circuit ground.
5	PDout	Single-ended charge pump output, usually used with passive loop filters. This signal operates according to this table: <ul style="list-style-type: none"> Frequency $f_v > f_r$ at the phase detector: negative pulses. Frequency $f_v < f_r$ at the phase detector: positive pulses. Frequency $f_v = f_r$ at the phase detector: high-impedance state.
16	ϕR	Phase detector output. This signal goes LOW when the feedback frequency is too low.
15	ϕV	Phase detector output. This signal goes LOW when the feedback frequency is too high.
7	LD	Lock detect output. When the PLL is locked, this signal will be essentially HIGH, with very narrow negative spikes at the phase detection frequency. If the PLL is out of lock, this signal will pulse LOW.
3	f_v	Output of the feedback divider N.
13	f_r	Output of the reference divider R.






PLL OPERATING CHARACTERISTICS
VDD = 5 VOLTS

Characteristics		Symbol		-40°C		25°C			85°C		Unit	Conditions
				Min	Max	Min	Typ	Max	Min	Max		
Dynamic	Max Operating Frequency	fin, Sine*		160	typ 225	120	170		110	typ 155	MHz	+ 4 dBm 1.0V p-p
		fosc, Sine*		75	typ 105	85	120		55	typ 80	MHz	+4 of Bm 1.0 V p-p
	Modulus Control Prop. Delay	MCpd		-	10	-	7.5	10.5	-	12	ns	
	Synthesizer Phase Noise Floor	PDNF					-160				dBc/Hz	@100kHz
	Pin Capacitances	Cin		-	6	-	4	6	-	6	pF	
		Cout		-	8	-		8	-	8	pF	
	Phase Det 1 gain	Kd		-		-	0.65		-		ma/Rad	
Static	Phase Det 2 gain	Kd		-		-	0		-		v / Rad	
	Input Voltages	VIL		1	1.5	-	0.75	1	-	1.5	Vdc	
		VIH		3.5		4.95	5.0		3.5	-		
	Output Voltages	VOL		-	0.1	-	0	0.05	-	0.05	Vdc	
		VOH		4.95		5.0			4.95	-		
	Output Current	IOL	Logic	2.4	-	2.0	2.8	-	1.6	-		
		IOL	OSCT	1.2	-	1.0	1.4	-	0.8	-	mA	VOL = 0.40
		IOL	Logic	2.4	-	-2.0	-2.8	-	-1.6	-	mA	VOH = 4.0
		IOL	OSCT	-1.2	-	-1.0	-1.4	-	-0.8	-	mA	VOH = 4.4
		Icp	CPcu				4.0				mA	for 2Pi Radians
	Supply Currents	IDD									mA	fosc=fin-10 MHz
		ISL		-	150	-	40	150	-	150	μA	fosc=fin=0
		IPD					50				μA	VIL = 0

* Sine wave input is not recommended below 10 MHz.

PLL OPERATING CHARACTERISTICS													
VDD = 3 VOLTS													
Characteristics		Symbol		-40°C		25°C			85°C		Unit	Conditions	
				Min	Max	Min	Typ	Max	Min	Max			
Dynamic	Max Operating Frequency	fin	Sine*	100		80	115		70		MHz	+4 dBm 1.0V p-p	
		fosc	Sine*	60		65	95		50		MHz	+4 dBm 1.0V p-p	
	Modulus Control Prop. Delay	MCpd		-	12	-	11	15	-	17	ns		
	Synthesizer Phase Noise Floor	PDNF					-160				dBc/Hz		
	Pin Capacitances	Cin		-	10	-		10	-	10	pF		
		Cout		-	10	-	6	10	-	10	pF		
	Phase Det 1 gain	Kd		-		-	0.35				ma/Rad		
Static	Input Voltages	VIL		-	0.9	-	0.5	0.9	-	0.9	Vdc		
		VIH		2	-	2	1.65	-	2.1	-			
	Output Voltages	VOL		-	0.05	-	0.0	0.05	-	0.05	Vdc		
		VOH		2.95	-	2.95	3.0	-	2.95	-			
	Output Current	IC	Logic	1.6	-	1.4	2.0	-	0.8	-			
		IOH	OSCout	-0.8	-	0.7	1.0	-	0.4	-	mA	VOL = 0.30	
			IOH	Logic	-1.6	-	-1.4	-2.0	-	-0.8	-	mA	VOH = 2.4
			IOS	CPout	-0.8	-	-0.7	-1.0	-	-0.4	-	mA	VOH = 2.4
		Icp	CP cur				2.2				mA	for 2Pi Radian	
	Supply Currents	ID									mA	fosc=fin-10 MHz	
		ISB			-	150	-	40	150	-	150	μA	fosc=fin=0

* Sine wave input is not recommended below 10 MHz.



DUAL MODULUS PRESCALING

Dual Modulus prescaling is a wide spread method used to effectively extend the operating frequency of a digital counter without sacrificing any frequency resolution. The key to understanding this method is to remember the basics of division: When any two integers are divided, a quotient and a remainder will result.

When used here in a PLL, the numerator is the required PLL total feedback divider ratio, called N_{tot} . The denominator is the base modulus of the dual modulus prescaler, P . The quotient is applied directly to the N counter, and the remainder is applied directly to the A counter. Both counters count down together toward zero. While the A counter counts, the MC (modulus control) output signal is LOW, setting the prescaler to divide by $P + 1$. When the A counter reaches zero, the MC output is set HIGH while the N counter continues to count down to zero. When the N counter reaches zero, both counters are reset to the programmed inputs and the cycle is repeated.

Two particular things should be noticed about this process. First, the remainder counts are spread among an equal number of quotient counts by the use of the prescaler modulus $P + 1$. When the remainder has been counted, any remaining quotient counts are handled normally by prescaling by modulus P . This counter is thus performing

$$N_{tot} = A(P+1) + (N-A)P$$

Some algebra on this relation yields

$$N_{tot} = AP + A + NP - AP = NP + A$$

which is just the definition of integer division. Second, for this to work, there must be more quotient counts than remainder counts for all possible values of N_{tot} in the synthesizer design. If this were not true, then the A counter will reach zero and cause the entire divider to be reset before the A counter is finished. There is a minimum value for N_{tot} for which this requirement will always hold:
 $N_{tot} > P$

PROGRAMMING GUIDELINES APPLICABLE TO THE IMI145158

The system total divide value (N_{total}) will be dictated by the application:

$$N_{total} = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N * P + A$$

N is the number programmed into the $\div N$ counter. A is the number programmed into $\div A$ counter. P and $P + 1$ are the selectable divide ratios available in the two modulus prescalers. To have a range of N_{total} values in sequence, the A counter is programmed from zero through $P-1$ for a particular value N in the N counter. N is then incremented to $N + 1$, and the A is sequenced from zero through $P - 1$ again.

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or $P + 1$ input cycles. The prescaler should divide by P when its modulus control line is high and by $P + 1$ when its modulus control is low.

For the maximum frequency into the prescaler (FVCO max), the value used for P must be large enough so that:

- FVCO max divided by P may not exceed the frequency capability of Pin 8 of the IMI145158.

The period of FVCO divided by P must be greater than the sum of the times:


- Propagation delay through the dual modulus prescaler.
- Prescaler setup or release time relative to its modulus control signal.
- Propagation time from f_{in} to the modulus control signal.

A useful simplification in the IMI145158 programming code can be achieved by choosing the values for P or 8, 16, 32, or 64, or 128. For these cases, the desired value for N_{total} in binary is used as the program code to the $\div A$ counters in the following manner:


- Assume the $\div N$ counter and $\div A$ counter contains "b" bits where $2b = P$.
- Always program all higher order $\div A$ counter bits above "b" to zero.
- Assume the $\div N$ counter and $\div A$ counter (with all the higher order bits above "b" ignored) combined into a single binary counter of $10+b$ bits in length. The MSB of this hypothetical counter is to correspond to the LSB of $\div A$. The system divide value, N_{total} , now results when the value of N_{total} in binary is used to program the "new" $10+b$ bit counter.

CONNECTION DIAGRAM


SOIC AND PDIP PACKAGE



PLCC PACKAGE



TYPICAL APPLICATION CIRCUIT



DUAL MODULUS PRESCALER

	3V	5V	Maximum Values for f VCO (MHz)
8/9	700	1100	
16/17	1400	2200	
32/33	2800	4400	
64/65	5600	8800	


IMI145158

Preliminary

FREQUENCY SYNTHESIZER

CMOS LSI
SERIAL PROGRAMMED PLL FREQUENCY SYNTHESIZER

PACKAGE DRAWING AND DIMENSIONS




20-PIN PLCC DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.147	.152	0.157	3.733	3.86	3.987
b	0.003	0.007	.011	0.076	0.177	0.279
b ₁	0.026	0.029	0.032	0.660	0.736	0.812
D	0.385	.390	.395	9.775	9.906	10.033
D ₁	0.385	.390	0.395	9.775	9.906	10.033
E	0.343	0.348	0.353	8.712	8.839	8.966
E ₁	0.343	0.348	0.353	8.712	8.839	8.966
E ₂	0.311	0.320	0.330	7.874	8.128	8.382
e	.050 BSC			1.27 BSC		
a	5°	7°	9°	5°	7°	9°
Q	0.005	0.010	0.0115	0.216	.0254	0.292

16-PIN PLASTIC DIP DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.150	0.160	0.170	3.81	4.06	4.318
A ₁	0.015	-	-	0.381	-	-
B	0.016	0.018	0.020	0.40	0.45	0.50
B ₁	0.056	0.059	0.062	1.47	1.52	1.57
B ₂	0.046	0.049	0.052	1.17	1.24	1.32
C	0.008	0.010	0.012	0.20	0.25	0.30
D	0.748	0.750	0.752	19.00	19.05	19.10
E	0.300	0.312	0.325	7.62	7.924	8.255
E ₁	0.240	0.252	0.260	6.096	6.49	6.604
E ₂	0.335	0.345	0.355	8.51	8.76	9.01
e ₁	0.100 BSC			2.54 BSC		
L	0.25	0.230	0.135	3.175	3.30	3.429
a	0°	7°	15°	0°	7°	15°
Q ₁	0.059	0.060	0.061	1.50	1.53	1.55
Q ₂	0.128	0.130	0.132	3.25	3.30	3.35
S	0.073	0.075	0.077	1.85	1.90	1.95

PACKAGE DRAWING AND DIMENSIONS



16 PIN SOIC DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.097	0.100	0.104	2.46	2.56	2.64
A ₁	0.0050	0.009	0.015	0.127	0.22	0.29
A ₂	0.090	0.092	0.094	2.29	2.34	2.39
B	0.016	0.016	0.016	0.35	0.41	0.48
C	0.0091	0.010	0.0125	0.23	0.25	0.32
D	0.402	0.407	0.412	10.21	10.34	10.46
E	0.292	0.296	0.299	7.42	7.52	7.59
	0.050 BSC			0.127 BSC		
H	0.400	0.406	0.410	10.16	10.31	10.41
L	0.024	0.032	0.040	0.61	0.81	1.02
a	0°	5°	8°	0°	5°	8°

ORDERING INFORMATION

Part Number	Package Type	Production Flow
IMI145158FPB	16 PIN Plastic Dip	Industrial, -40°C to +85°C
IMI145158FXB	16 PIN SOIC	Industrial, -40°C to +85°C
IMI145158FQB	20 PIN PLCC	Industrial, -40°C to +85°C

* Please contact factory for other options.

Note: The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example

145158FPB
Date Code, Lot #

IMI145158FPB

Flow

B = Industrial, -40°C to +85°C

Package

P = Plastic Dip
X = Small Outline
Q = PLCC

Revision

IMI Device Number