CMOS LSI

### PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER

#### PRODUCT DESCRIPTION

The IMI145151 is a member of a family of phaselock loop synthesizer ICs from International Microcircuits. The IMI145151 is an improved version of the Motorola MC145151 and will provide a synthesizer with noticeably improved performance.

The IMI145151 is programmed with parallel input data lines. Since it does not require a microcontroller as serial and bus programmed units do, the IMI145151 is an excellent choice for synthesizers requiring independence from digital controllers. Such applications include fixed local oscillator signals, whose tuning never changes, and signal sources, which have few operating frequencies.

Blocks in the IMI145151 include a programmable feedback divider, a reference divider, phase detector, and charge pump. The reference divider is programmed by three select lines to one of eight ROM encoded values. Both counter inputs are biased for maximum sensitivity to sinewave input signals. The reference divider input is also configured to operate as a crystal oscillator if desired.

The IMI145151 has a Type IV phase frequency detector which has eliminated by the design the inherent dead zone which causes crossover distortion at the critical center lock point, the IMI circuit enables consistent low noise loop designs using the simple ended charge pump output. Differential charge pump output are also provided for those who require a more sophisticated differential active loop filter design.


Performance improvements are in the operating war width phase detector noise floor. With its extremely lo phase noise foor and wider input bandwith, prescaler ratios can be minimized wide loop bandwidths for faster settling and lower wides.

#### **PRODUCT FEATURES**

- >200 Mhz typical input fre liency.
- -163 dBc/Hz total pi se nois sloor.
- No dead zor by design.
- Unam' guous PLL anuisition.
- c iser-s ectable reference divider ratios: 8, 128, 25c  $\stackrel{\checkmark}{\sim}$  , 1024 J48, 2410, 8192.
- Lock dete , signal.
- 1 Λ N counter. Divider range = 3 to 16383.

On- or off-chip reference oscillator operation.

3-volt and 5-volt characterizations.



CMOS LSI

### PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER

	PIN DESCRIPTIONS									
Pin No.	Name	Description								
1	Fin	RF input signal. Applied to both the N and A counters. This signal is intended to be AC coupled for low level sinewave input signals. For CMOS loginary level input signals, DC coupling can be used.								
2	Vss	Circuit ground.								
3	Vdd	Circuit-positive power supply.  Single-ended charge pump output, usually used y in passive op filt is. This signal								
4	Pdout	operates according to the following:  ■ Frequency fv>fr at the phase detector: negative positive puls  ■ Frequency fv <fr at="" detector="" phase="" positive="" puls<="" td="" the=""></fr>								
5 6 7	RA0 RA1 RA2	Frequency fv = fr at the phase detroor: high-impedant state.  The three reference divisor ratio self pins. Full-up resistors are included on each of these pins to insure that, if left uncontacted they will remain at a logic ONE.  The reference divider ratio is set accordate to the full wing table:  RA2  RA1  Reference Divider Ratio  0  0  0  8  0  0  128  0  0  256  0  1  1  1  0  1  1024								
8 9 10 11 12 13 14 15 16 17 18 19 20 21	PHIR PHIV fv N0 N1 N2 N4 N5 N6 N7 N9 T/R	1 0 1 2048 1 1 0 2410 1 8192  Phase etector and it. This signal goes LOW when the feedback frequency is too low. Phase and or outp 1. This signal goes LOW when the feedback frequency is too high.  This signal goes LOW when the feedback frequency is too high.  This signal goes LOW when the feedback frequency is too high.  This input control an offset that can be added to the programming input bits. Pull-up resitor included.  Phase and of the N counter programming input bits. Pull-up resitor included.  This input control an offset that can be added to the programming input bits. Pull-up resitor included.  This input control an offset that can be added to the programming inputs. Thisoffset is fixed at 856 when T/R is low. When T/R is high, there is no offset added.  This programming input bits. Pull-up resitor included.  This included.  The N counter programming input bits. Pull-up resitor included.  This input control an offset that can be added to the programming inputs. Thisoffset is fixed at 856 when T/R is low. When T/R is high, there is no offset added. A pull-up resistor included.  The N counter programming input bits. Pull-up resitor included.  This input control an offset that can be added to the programming inputs. Thisoffset is fixed at 856 when T/R is low. When T/R is high, there is no offset added. A pull-up resistor included.  The N counter programming input bits. Pull-up resitor included.  This included.  The N counter programming input bits. Pull-up resitor included.  This included.								
22 23 24 25 26 27 28	N12 N13 N10 N11 OSCout OSCin LD	LSB+12 of the N counter programming input bits. Pull-up resitor included. LSB+13 of the N counter programming input bits. Pull-up resitor included. LSB+10 of the N counter programming input bits. Pull-up resitor included. LSB+11 of the N counter programming input bits. Pull-up resitor included. Reference signal output or output of the oscillator inverter. AC-coupled reference signal input or input to the oscillator inverter. Lock detect output. When the PLL is locked, this signal will be essentially HIGH, with very narrow negative spikes at the phase detection frequency. If the PLL is out of lock, this signal will pusle LOW.								

CMOS LSI

### PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER

#### **MAXIMUM RATINGS**

Voltage Relative to VSS: -0.3V to 7V

Voltage Relative to VDD: 0.3V

Storage Temperature: -65°C to 150°C

Ambient Temperature: -55°C to 125°C


This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precaustions should be taken to avoid application of any voltage high than the maximum rated voltages to this circuit or proper operation, Vin and Vout should be construed to the range:


Unused inputs m'  $\alpha$  ays be tied an appropriate logic voltage level (either 'ss or  $V_{DD}$ ).

#### PLL OPERATING CHARACTERISTICS VDD = 5 VOLTS -40°C 0°C , v°C 85°C າ5°C Ty. Ma Min Max Min М Min Max Min Max Characteristic Symbol Unit Conditions Fin 210 200 180 180 MHz 200 150 Operating Sin Square 210 200 50 180 180 MHz Frequency 200 Fosc МН Dynamic Synthesizer Phase Noise **PDNF** -160 dBc/ Floor Hz Pin Cin 6 10 10 pF Capacitance Cout 10 6 10 10 pF Input VIL 1 1.5 1.5 2.75 1.5 1.5 1.5 Vdc Voltages VIH 3.5 3.5 2.75 3.5 3.5 Vdc 0.05 Output VOL 0.05 0.0 .05 0.05 Vdc 0.c Voltages VOH .95 4.95 4.95 5.0 4.95 4.95 Vdc Static IOI 2.4 VOL = 0.40ngic 1.4 1.0 0.8 Output mΑ VOH = 4.0 Current ĎН Logic -2.0 -2.8 --1.6 mΑ -1.2 OSCou -0.8 VOH = 4.0 -1.4 mΑ Charge Pump 12.4 Vdd = 5.0VmΑ Current Fosc=Fin= IDL Supply mΑ 10 MHz 150 150 ISB 40 150 Currents uΑ Fosc=Fin=0 IPU 50 VIL = 0


CMOS LSI PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER


	PLL OPERATING CHARACTERISTICS															
VDD = 3 VOLTS																
			-40°C		0°C		25°C		70°C		85°C					
Characteristic		Symbol		Min	Max	Min	Max	Min	Тур	Max	Min	Max	Min	lax	Upit	Conditions
	Operating	Fin	Sin	160	-	140	-	130	150	-	120	-	110	$\overline{}$	MHz	
	Frequency		Square	160	-	140	-	130	150	-	120	-	110	1	MHz	
		Fosc													,	
Dynamic	Synthesizer Phase Noise Floor	PDNF							-155						dBc/ Hz	
	Pin	Cin		-	10			-	6	10			-	10	pF	
	Capacitance	Cout		-	10			-	6		$\vdash$		-	10	pF	
	Input Voltages	VIL VIH		2.1	0.9			2.1	1.35 1.65	0.9	<b>-</b> /		2.1	0.9	Vdc Vdc	
	Output	VOL		-	0.05	-	0.05	-	0.0	0.05		.05	<del>- 2.1</del>	0.05	Vdc	
	Voltages	VOH		2.95	-	2.95	-	2.95	3.0	-	2.95	<u> </u>	2.95	-	Vdc	
Static	0	IOL	Logic	1.6	-			1.4	2	-			0.8	-		VOL = 0.30
	Output Current	IOH	OSCout Logic	0.8 -1.6	-			0.7	1. -1.0	-			0.4 -0.8	-	mA mA	VOH = 2.4
	Current	ЮП	OSCout	-0.8	-			-0.7	-1.0		<del>                                     </del>		-0.6		mA	VOH = 2.4 VOH = 2.4
	Charge Pump Current		000001	0.0				0.7	3		1		0.1		mA	Vdd = 3.0V
	Supply	IDD													mA	Fosc=Fin= 10 MHz
	Currents	ISB		-	150			-	_^_	150			-	150	uA	Fosc=Fin=0
		IPU						ightharpoons	الر						uA	VIL = 0







CMOS LSI PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER







PHASE NOISE . ' OOR




Fosc = 1 Mhz Fref = 125 Khz fin = 145 Mhz N = 1160 Measured floor @ 500 Hz = -102 dBc/Hz -20 log (N) =  $\frac{-61 \text{ dB}}{-163 \text{ dBc/Hz}}$ 

CMOS LSI

PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER

### **CONNECTION DIAGRAMS**

SSOP, SOIC AND P	DIP PACKAGES
fin	28



CMOS LSI

### PARALLEL PROGRAMMED PLL FREQUENCY SYNTHESIZER

ORDERING INFORMATION								
Part Number	Package Type	Production Flow						
IMI145151xPB	Plastic Dip	Commercial, 0°C to +70°C						
IMI145151xXB	SOIC	Commercial, 0°C to +70°C						
IMI145151xYB	SSOP	Comr ercial, 0°C to +70°C						
IMI145151xQB	PLCC	C inmercial, 0°C to +70°C						

<sup>\*</sup>Please contact factory for other options.

**NOTE**: The "x" following the IMI Device Number denotes the device revision. The of Paring part is formed by a combination of device number, device revision, package style, and screening as shown allow.

Marking: Example: IMI

145151xPB Date Code, Lot #

