SBOS216 - SEPTEMBER 2001

# Low-Power, Single-Supply, CMOS INSTRUMENTATION AMPLIFIERS

## **FEATURES**

- DESIGNED FOR LOW COST
- HIGH GAIN ACCURACY: G = 5, 0.07%, 2ppm/°C
- GAIN SET WITH EXT. RESISTORS FOR > 5V/V
- HIGH CMRR: 73dB DC, 50dB at 45kHz
- LOW BIAS CURRENT: 0.5pA
- BANDWIDTH, SLEW RATE: 2.0MHz, 5V/µs
- RAIL-TO-RAIL OUTPUT SWING: (V+) 0.02V
- WIDE TEMPERATURE RANGE: -55°C to +125°C
- LOW QUIESCENT CURRENT: 490µA max/chan
- SHUT DOWN: 0.01μA
- MSOP-8 SINGLE AND TSSOP-14 DUAL PACKAGES

## DESCRIPTION

The INA332 and INA2332<sup>(1)</sup> are rail-to-rail output, low-power CMOS instrumentation amplifiers that offer wide range, single-supply and bipolar-supply operation. Using a special manufacturing flow, the INA332 family provides the lowest cost available, while still acheiving low-noise amplification of differential signals with low quiescent current of 415 $\mu$ A (dropping to 1 $\mu$ A when shutdown). Returning to normal operation within microseconds, this INA can be used for battery or multi-channel applications.

Configured internally for gain of 5V/V, the INA332 offers flexibility in higher gains by choosing external resistors.

## **APPLICATIONS**

- INDUSTRIAL SENSOR AMPLIFIERS: Bridge, RTD, Thermocouple, Position
- PHYSIOLOGICAL AMPLIFIERS: ECG, EEG, EMG
- A/D CONVERTER SIGNAL CONDITIONING
- DIFFERENTIAL LINE RECEIVERS WITH GAIN
- FIELD UTILITY METERS
- PCMCIA CARDS
- AUDIO AMPLIFIERS
- COMMUNICATION SYSTEMS
- TEST EQUIPMENT
- AUTOMOTIVE INSTRUMENTATION


The INA332 rejects line noise and its harmonics because common-mode error remains low even at higher frequencies.

High bandwidth and slew rate make the INA332 ideal for directly driving sampling Analog-to-Digital (A/D) converters as well as general-purpose applications.

With high precision, low cost, and small packages, the INA332 outperforms discrete designs.

Additionally, because they are specified for wide temperature range of -55°C to +125°C and operating range of -65°C to +150°C, the INA331 family can be used in demanding industrial and automotive environments.

NOTE: (1) INA2332 available0 Q4 2001.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V+ to V	
Signal Input Terminals, Voltage(2)	(V–) – 0.5V to (V+) + 0.5V
Current <sup>(2)</sup>	10mA
Output Short-Circuit <sup>(3)</sup>	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	TEMPERATURE RANGE	SPECIFIED PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
Single INA332AIDGK	MSOP-8	DGK "	–55°C to +125°C	B32	INA332AIDGKT INA332AIDGKR	Tape and Reel, 250 Tape and Reel, 2500
Dual INA2332AIPW <sup>(1)</sup>	TSSOP-14	PW "	−55°C to +125°C	2332A "	INA2332AIPWT INA2332AIPWR	Tape and Reel, 250 Tape and Reel, 2500

NOTE: (1) Shaded product will be available Q4 2001.

#### **PIN CONFIGURATION**





# ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ TO +5.5V

**BOLDFACE** limits apply over the specified temperature range,  $T_A = -55^{\circ}C$  TO 125°C


At  $T_A$  = +25°C,  $R_L$  = 10k $\Omega$ , G = 25, and  $V_{CM}$  =  $V_S/2$ , unless otherwise noted.


			INA332AIDGK INA2332AIPW <sup>(1)</sup>			
PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
	V <sub>os</sub> <sub>os</sub> /dT PSRR	$V_S = +5V$ $V_S = +2.7V \text{ to } +5.5V$ $V_S = 2.7V$	0.35	±2 ±5 ±50 ±0.4 10 <sup>13</sup>    3	±8 ±9 ±250 ±260	mV mV μV/°C μV/V μV/Month Ω    pF V
Common-Mode Rejection Cover Temperature  Crosstalk, Dual	MRR	$\begin{array}{c} V_{S} = 5 V \\ V_{S} = 5 V, \ V_{CM} = 0.55 V \ \text{to} \ 3.8 V \\ \textbf{V_{S}} = \textbf{5V}, \ \textbf{V_{CM}} = \textbf{0.55} V \ \text{to} \ 3.8 V \\ V_{S} = 2.7 V, \ V_{CM} = 0.35 V \ \text{to} \ 1.5 V \end{array}$	0.55 60 <b>60</b>	73 73 110	3.8	V dB <b>dB</b> dB dB
INPUT BIAS CURRENT Bias Current Offset Current	I <sub>B</sub>	$V_{CM} = V_S/2$		±0.5 ±0.5	±10 ±10	pA pA
NOISE, RTI Voltage Noise: f = 10Hz f = 100Hz f = 1kHz f = 0.1Hz to 10Hz Current Noise: f = 1kHz		$R_S = 0\Omega$		280 96 46 7 0.5		nV/√Hz nV/√Hz nV/√Hz μVp-p fA/√Hz
GAIN <sup>(2)</sup> Gain Equation, Externally Set Range of Gain Gain Error vs Temperature Nonlinearity Over Temperature		G > 5 G = 5 $G = 25$ , $V_S = 5V$ , $V_O = 0.05$ to 4.95	5	$G = 5 + 5(R2/R1)$ $\pm 0.07$ $\pm 2$ $\pm 0.001$ $\pm 0.002$	1000 ±0.4 ±10 ±0.010 ±0.04	V/V % ppm/°C % of FS % of FS
OUTPUT Output Voltage Swing from Rail <sup>(3)</sup> Over Temperature Capacitance Load Drive Short-Circuit Current		G ≥ 10	50 <b>50</b> See	25 Typical Characteris:	tics <sup>(4)</sup>	mV <b>mV</b> pF mA
FREQUENCY RESPONSE Bandwidth, –3dB Slew Rate Settling Time, 0.1% 0.01% Overload Recovery	BW SR t <sub>S</sub>	G = 25 $V_S = 5V, G = 25$ $G = 25, C_L = 100pF, V_O = 2V \text{ step}$ 50% Input Overload $G = 25$		2.0 5 1.7 2.5 2		MHz V/μs μs μs μs
POWER SUPPLY Specified Voltage Range Operating Voltage Range Quiescent Current per Channel Over Temperature Shutdown Quiescent Current/Chan	I <sub>Q</sub>	$V_{SD} > 2.5^{(5)}$ $V_{SD} < 0.8^{(5)}$	+2.7	+2.5 to +5.5 415 0.01	+5.5 490 <b>600</b> 1	V V μΑ μ <b>Α</b> μΑ
TEMPERATURE RANGE Specified Range Operating/Storage Range Thermal Resistance	$ heta_{\sf JA}$	MSOP-8, TSSOP-14 Surface Mount	-55 -65	150	+125 +150	°C °C °C/W


NOTES: (1) Available Q4 2001. (2) Does not include errors from external gain setting resistors (3) Output voltage swings are measured between the output and power-supply rails. Output swings to rail only if  $G \ge 10$ . Output does not swing to positive rail if gain is less than 10. (4) See typical characteristic "Percent Overshoot vs Load Capacitance." (5) See typical characteristic "Shutdown Voltage vs Supply Voltage."





# TYPICAL CHARACTERISTICS





















# **TYPICAL CHARACTERISTICS (Cont.)**





















# **TYPICAL CHARACTERISTICS (Cont.)**



















# **TYPICAL CHARACTERISTICS (Cont.)**
















# APPLICATIONS INFORMATION

The INA332 is a modified version of the classic "two op amp" instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA332 and INA2332. The power supply should be capacitively decoupled with  $0.1\mu F$  capacitors as close to the INA332 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

#### **OPERATING VOLTAGE**

The INA332 family is fully specified and guaranteed over a supply range of +2.7V to +5.5V, with key parameters guaranteed over the temperature range of -55°C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA332 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.




FIGURE 1. Basic Connections.




FIGURE 2. Single-Supply Bridge Amplifier.



#### **SETTING THE GAIN**

The ratio of  $R_2$  to  $R_1$ , or the impedance between pins 1, 5, and 6, determines the gain of the INA332. With an internally set gain of 5, the INA332 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5(R_2/R_1)$$

The INA332 is designed to provide accurate gain, with gain error guaranteed to be less than 0.1%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the guaranteed error, and may become dominant error sources.

#### **COMMON-MODE INPUT RANGE**

The upper limit of the common mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{OA1} = 5/4 V_{CM} - 1/4 V_{REF}$$

(See typical characteristic "Common-Mode Input Range vs Reference Voltage").

#### REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common mode input of A3 should be considered according to the following equation:

$$V_{OA2} = V_{REF} + 5(V_{IN} + - V_{IN} -)$$

For guaranteed operation,  $V_{OA2}$  should be less than  $V_{DD}-1.2V$ .

The reference pin requires a low-impedance connection. As little as  $160\Omega$  in series with the reference pin will degrade the CMRR to 80dB. The reference pin may be used to compensate for the offset voltage (see Offset Trimming section). The reference voltage level also influences the common-mode input range (see Common-Mode Input Range section).

#### INPUT BIAS CURRENT RETURN

With a high input impedance of  $10^{13}\Omega$ , the INA332 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA332 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths,

the inputs will "float" to a potential that exceeds commonmode range and the input amplifier will saturate. Figure 3 shows how bias current path can be provided in the cases of microphone applications, thermistor applications, ground returns, and dc-coupled resistive bridge applications.




FIGURE 3. Providing an Input Common-Mode Path.

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.



#### SHUTDOWN MODE

The shutdown pin of the INA332 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA332 goes into sleep mode within nanoseconds. For actual shutdown threshold, see typical characteristic "Shutdown Voltage vs Supply Voltage". Drawing less than  $2\mu A$  of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in 'sleep-mode' the amplifier has high output impedance, making the INA332 suitable for multiplexing.

#### **RAIL TO RAIL OUTPUT**

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than  $10k\Omega$ , the output voltage can swing to within 25mV of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the typical characteristic "Output Voltage Swing vs Output Current." The INA332's low output impedance at high frequencies makes it suitable for directly driving Capacitive Digital-to-Analog (CDAC) input A/D converters, as shown in Figure 4.




FIGURE 4. INA332 Directly Drives Capacitive-Input, High-Speed A/D Converter.

#### **OUTPUT BUFFERING**

The INA332 is optimized for a load impedance of  $10k\Omega$  or greater. For higher output current the INA332 can be buffered using the OPA340, as shown in Figure 5. The OPA340 can swing within 50mV of the supply rail, driving a  $600\Omega$  load. The OPA340 is available in the tiny MSOP-8 package.

#### **OFFSET TRIMMING**

The INA332 is laser trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to  $V_{\rm OUT}$  is +1. An op-amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.




FIGURE 5. Output Buffering Circuit. Able to drive loads as low as  $600\Omega$ .




FIGURE 6. Optional Offset Trimming Voltage.

#### INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R<sub>LIM</sub>, as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA, therefore, a limiting resistor is not required.




FIGURE 7. Sample Output Buffering Circuit.



#### OFFSET VOLTAGE ERROR CALCULATION

The offset voltage ( $V_{OS}$ ) of the INA332AIDGK is specified at a maximum of 500µV with a +5V power supply and the common-mode voltage at  $V_S/2$ . Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power Supply Rejection Ratio (PSRR) is specified in  $\mu V/V$ . For the INA332, worst case PSRR is  $200\mu V/V$ , which means for each volt of change in power supply, the offset may shift up to  $200\mu V$ . Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to  $\mu V/V$  using the following equation:

CMRR (in 
$$\mu V/V$$
) =  $10^{[(CMRR \text{ in dB})/-20]} \bullet 10^6$ 

For the INA332, the worst case CMRR over the specified common-mode range is 60dB (at G=25) or about  $30\mu V/V$  This means that for every volt of change in common-mode, the offset will shift less than  $30\mu V$ .

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified  $V_{\rm S}/2$ .

Calculation of the worst-case expected offset would be as follows:

Adjusted 
$$V_{OS}$$
 = Maximum specified  $V_{OS}$  + (power-supply variation) • PSRR + (common-mode variation) • CMRR

$$V_{OS} = 0.5 \text{mV} + (1.7 \text{V} \cdot 200 \mu \text{V}) + (0.65 \text{V} \cdot 30 \mu \text{V})$$
  
=  $\pm 0.860 \text{mV}$ 

However, the typical value will be smaller, as seen in the Typical Characteristics.

#### FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor,  $R_{\rm F}$ , as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA332's RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also,  $R_{\rm X}$  and  $C_{\rm L}$  can be added to reduce high-frequency noise.




FIGURE 8. Feedback Capacitor Improves Dynamic Performance.

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

$$R_{IN} \cdot C_{IN} = R_F \cdot C_F$$

Where  $C_{IN}$  is equal to the INA332's RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.



# **APPLICATION CIRCUITS**

#### **MEDICAL ECG APPLICATIONS**

Figure 9 shows the INA332 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two  $2M\Omega$  resistors. This potential through a buffer, provides optional right leg

drive. Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

# LOW-POWER, SINGLE-SUPPLY DATA ACQUISITION SYSTEMS

Refer to Figure 4 to see the INA332 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA332 is ideal for low-power data acquisition.





FIGURE 9. Simplified ECG Circuit for Medical Applications.



## DGK (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265