

# 4.8V 3.0W RF Power Amplifier IC for GSM ITT3107BD


PRELIMINARY

## Applications

GSM Cellular Telephones  
Wireless Modems  
900 MHz ISM

## Features

- Class AB Bias
- 825 to 975 MHz Operation
- Single Element Output Match
- Small Size — 16 Pin Narrow Body SOIC Plastic Package
- Self-Aligned MSAG®-Lite MESFET Process
- Guaranteed Stability and Ruggedness



### Typical 4.8 Volt Performance

34.8 dBm Power Output  
34.8 dB Power Gain  
45% Power Added Efficiency  
All Harmonics < -40 dBc

## MAXIMUM RATINGS (T<sub>A</sub> = 25 °C unless otherwise noted)

| Rating                                   | Symbol           | Value       | Unit |
|------------------------------------------|------------------|-------------|------|
| DC Supply Voltage (Pins 8, 9, 12)        | V <sub>DD</sub>  | 10          | Vdc  |
| DC Gate Bias Voltage (Pins 1, 2, 15, 16) | V <sub>GG</sub>  | -5          | Vdc  |
| RF Input Power                           | P <sub>IN</sub>  | 10          | mW   |
| Junction Temperature                     | T <sub>J</sub>   | 150         | °C   |
| Storage Temperature Range                | T <sub>STG</sub> | -40 to +150 | °C   |


## ELECTRICAL CHARACTERISTICS V<sub>DD</sub>=4.8 V, P<sub>IN</sub>=0 dBm, T<sub>S</sub>=40 °C (Note 1), Input and output externally matched to 50 Ω System.

| Characteristic                                                                                                                                           | Symbol                             | Typical                                                                   | Unit       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|---------------------------------------------------------------------------|------------|
| Frequency Range                                                                                                                                          | f                                  | 880 to 915                                                                | MHz        |
| Output Power (V <sub>GG</sub> adjusted for desired output power)                                                                                         | P <sub>OUT</sub>                   | 3.0                                                                       | W          |
| Power Gain (P <sub>OUT</sub> = 34.8 dBm)                                                                                                                 | G <sub>P</sub>                     | 34.8                                                                      | dB         |
| Power Added Efficiency (P <sub>OUT</sub> = 34.8 dBm)                                                                                                     | η                                  | 45                                                                        | %          |
| Harmonics (P <sub>OUT</sub> = 34.8 dBm)                                                                                                                  | 2f <sub>o</sub><br>3f <sub>o</sub> | -47<br>-42                                                                | dBc<br>dBc |
| Input VSWR (P <sub>OUT</sub> = 34.8 dBm), 50 Ω Ref.                                                                                                      | —                                  | 1.3:1                                                                     | —          |
| Thermal Resistance (Junction of 3 <sup>rd</sup> stage FET to solder point of pin 11)                                                                     | R <sub>TH J-S</sub>                | 18                                                                        | °C/W       |
| Load Mismatch (V <sub>DD</sub> = 7.5V, VSWR = 10:1, P <sub>IN</sub> = +3 dBm)                                                                            | —                                  | No Degradation in Power Output                                            |            |
| Stability (P <sub>IN</sub> = -3 to +3 dBm, V <sub>DD</sub> = 0 to 7.5 V, P <sub>OUT</sub> < 34.8 dBm, T <sub>S</sub> = -40 to +100 °C, Load VSWR = 10:1) | —                                  | All non-harmonically related outputs more than 70 dB below desired signal |            |

Note 1: T<sub>S</sub> is the temperature measured at the soldering point of pin 11, mounted on 60 mil GETEK evaluation board in a free air condition with ambient room temperature T<sub>A</sub>=25 °C. The electrical data presented herein was taken with the evaluation board shown in Figures 1 and 9, under room temperature conditions and pulsed according to the GSM system specification.



### APPLICATION INFORMATION



60mil GETEK Board

Figure 1. Evaluation Board Schematic

#### List of components:

- C1 = 9.1 pF DLI multilayer ceramic chip capacitor (C11AH9R1B5TXL)
- C2 = 100 pF DLI multilayer ceramic chip capacitor (C11AH101K5TXL)
- C3 = C7 = 4700 pF Kemet multilayer ceramic chip capacitor (C0805C472K5RAC)
- C4 = C6 = 0.1  $\mu\text{F}$  Kemet multilayer ceramic chip capacitor (C1206C104K5RAC)
- C5 = 1.5 pF DLI multilayer ceramic chip capacitor (C11AH1R5B5TXL)
- L1 = L2 = 39 nH Coilcraft chip inductor (1008CS.390XMBB)
- L3 = 6.8 nH Coilcraft chip inductor (0805CS.060XMBB)
- R1 = 10  $\Omega$  Chip Resistor
- R2 = 300  $\Omega$  Chip Resistor
- T1 = 0.13" of 50  $\Omega$  grounded coplanar waveguide (60 mil GETEK board)
- T2 = 0.14" of 50  $\Omega$  grounded coplanar waveguide (60 mil GETEK board)
- T3 = 0.14" of 50  $\Omega$  grounded coplanar waveguide (60 mil GETEK board)
- Q1 = PMOSFET Switch (Siliconix Si6433DQ)

Component layout and printed circuit board drawing for RF IC evaluation board are shown in Figure 9.




# 4.8V 3.0W RF Power Amplifier IC for GSM ITT3107BD

PRELIMINARY

*Biasing: Gate bias voltage ( $V_{GG}$ ) must be applied prior to RF input power and drain bias voltage ( $V_{TXE}=0$ ). Reverse the sequence when turning the part off — remove the RF input and disable drain bias ( $V_{TXE}=V_{BAT}$ ) before removing gate bias.*




### TYPICAL CHARACTERISTICS




**Figure 2. Output Power, Efficiency and Control Voltage vs. Input Power**

Conditions for Figure 2: Control voltage ( $V_{GG}$ ) is adjusted at each input power level to maintain 3.0 W output power.




**Figure 3. Output Power, Efficiency and Control Voltage vs. Frequency**

Conditions for Figure 3: Control voltage ( $V_{GG}$ ) is adjusted at each frequency to maintain 3.0 W output power.




**Figure 4. Output Power and Efficiency vs. Control Voltage**



**Figure 5. Input VSWR vs. Frequency**


Conditions for Figure 5: Control voltage ( $V_{GG}$ ) is adjusted at each frequency to maintain 3.0 W output power.

### TYPICAL CHARACTERISTICS




**Figure 6. Output Power, Efficiency and Control Voltage vs. Supply Voltage**

Conditions for Figure 6: Control Voltage ( $V_{GG}$ ) is adjusted at each supply voltage to maintain 3.0 W output power.




**Figure 7. Harmonics**

### MECHANICAL DATA



**Figure 8. Output match impedance (as seen from pin 12)**



**Figure 9. Component layout and printed circuit drawing for evaluation board (top view)**