



www.ti.com

Low-Noise, Low-Distortion, G = 2000 INSTRUMENTATION AMPLIFIER

FEATURES

LOW NOISE: 1.3nV√Hz at 1kHz
 LOW THD+N: 0.09% at 1kHz
 WIDE BANDWIDTH: 450kHz

● WIDE SUPPLY RANGE: ±4.5V to ±18V

● HIGH CMR: > 100dB

GAIN SET WITH EXTERNAL RESISTOR
 SO-14 SURFACE-MOUNT PACKAGE

DESCRIPTION


The INA166 is a very low-noise, low-distortion, monolithic instrumentation amplifier. Its current-feedback circuitry achieves very wide bandwidth and excellent dynamic response over a wide range of gain. It is ideal for low-level signals such as microphones or hydrophones. Many industrial, instrumentation, and medical applications also benefit from its low noise and wide bandwidth.

APPLICATIONS

- MOVING-COIL TRANSDUCER AMPLIFIERS
- DIFFERENTIAL RECEIVERS
- BRIDGE TRANSDUCER AMPLIFIERS
- MICROPHONE AND HYDROPHONE PREAMPS

Unique distortion cancellation circuitry reduces distortion to extremely low levels, even in high gain. The INA166 provides near-theoretical noise performance for 200Ω source impedance. Its differential input, low noise, and low distortion provide superior performance as a low-level signal amplifier.

The INA166 is available in a space-saving SO-14 surface-mount package, specified for operation over the -40° C to $+85^{\circ}$ C temperature range.






SPECIFICATIONS: $V_S = \pm 5V$

 T_A = +25°C and at rated supplies, V_S = ±5V, R_L = 2k Ω connected to ground, G = 2000, unless otherwise noted.

	CONDITIONS	INA166UA			UNITS
PARAMETER		MIN TYP MAX			
GAIN Gain Error Gain Temp Drift Coefficient Nonlinearity			±0.3 ±10 ±0.005	±1	% ppm/°C % of FS
INPUT REFERRED NOISE Voltage Noise $f_O = 1 \text{kHz}$ $f_O = 100 \text{Hz}$ $f_O = 10 \text{Hz}$ Current Noise $f_O = 1 \text{kHz}$	R _{SOURCE} = 0Ω		1.3 1.6 2		nV/√Hz nV/√Hz nV/√Hz pA/√Hz
INPUT OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply	$V_{CM} = V_{OUT} = 0V$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $V_S = \pm 4.5V \text{ to } \pm 18V$		±50 ±2.5 ±1	±250 ±3	μV μV/°C μV/V
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	$V_{IN}^{+} - V_{IN}^{-} = 0V$ $V_{IN}^{+} - V_{IN}^{-} = 0V$ $V_{CM} = \pm 1V, R_{SRC} = 0\Omega$	(V+) - 4 (V-) + 4 100	(V+) - 3 (V-) + 3 120		V V dB
INPUT BIAS CURRENT Initial Bias Current vs Temperature Initial Offset Current vs Temperature			2.5 15 0.1 0.5	12 1	μΑ nA/°C μΑ nA/°C
INPUT IMPEDANCE	Differential Common-Mode		60 2 60 2		MΩ pF MΩ pF
DYNAMIC RESPONSE Bandwidth, Small Signal, -3dB Slew Rate THD+Noise, f = 1kHz Settling Time, 0.1% 0.01% Overload Recovery	5V Step 5V Step 50% Overdrive		450 15 0.09 2.5 3.5		kHz V/μs % μs μs μs
OUTPUT Voltage Load Capacitance Stability Short-Circuit Current	$R_L = 2k\Omega$ to Ground Continuous-to-Common	(V+) - 2 (V-) + 2	(V+) - 1.8 (V-) + 1.8 1000 ±60		V V pF mA
POWER SUPPLY Rated Voltage Voltage Range Current, Quiescent	I _O = 0mA	±4.5	±5 ±10	±18 ±12	V V mA
TEMPERATURE RANGE Specification Operating Thermal Resistance, $\theta_{\rm JA}$		-40 -40	100	+85 +125	°C °C °C/W

PIN CONFIGURATION



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Power Supply Voltage	±18V
Signal Input Terminals, Voltage(2)	(V–) – 0.5V to (V+) + 0.5V
Current ⁽²⁾	10mA
Output Short-Circuit to Ground	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
INA166UA	SO-14 Surface Mount	235 "	INA166UA "	INA166UA INA166UA/2K5	Rails Tape and Reel


NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA166UA/2K5" will get a single 2500-piece Tape and Reel.





TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_S = ±5V, R_L = 2k Ω , C_L = 50pF, G = 2000, unless otherwise noted.

















TYPICAL PERFORMANCE CURVES (Cont.)

At T_A = +25°C, V_S = ±5V, R_L = 2k Ω , C_L = 50pF, G = 2000, unless otherwise noted.







APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation. Power supplies should be bypassed with $0.1\mu F$ tantalum capacitors near the device pins. The output Sense (pin 8) and output Reference (pin 10) should be low-impedance connections. Resistance of greater than 5Ω in series with these connections will degrade the common-mode rejection of the INA166.

GAIN

Gain of the INA166 is internally set for G = 2000. Input stage (A1, A2) gain is 200 and the output stage gain (A3) is 10. Internal resistor values are laser trimmed for accurate ratios to achieve excellent gain accuracy and common-mode rejection, but absolute resistor values are approximately $\pm 20\%$. Nominal resistor values are shown.

Although the INA166 is primarily intended for fixed-gain applications, the gain can be increased by connecting a gain-set resistor, $R_{\rm G}$, between pin 3 and pin 12 The nominal gain will be:

$$G = 2000 + \frac{60000}{R_G}$$

Accuracy of the 60000 term in this equation is approximately $\pm 20\%$. The stability and temperature drift of R_G contributes to the overall gain accuracy and these effects can be inferred from this gain equation.

NOISE PERFORMANCE

The INA166 provides very low-noise with low-source impedance. Its $1.3 nV/\sqrt{Hz}$ voltage noise delivers near-theoretical noise performance with a source impedance of 200Ω .

The input stage design used to achieve this low noise, results in relatively high input bias current and input bias current noise. As a result, the INA166 may not provide the best noise performance with a source impedance greater than $10k\Omega$. For source impedance greater than $10k\Omega$, other instrumentation amplifiers may provide improved noise performance.

INPUT CONSIDERATIONS

Very low source impedance (less than 10Ω) can cause the INA166 to oscillate. This depends on circuit layout, signal source, and input cable characteristics. An input network consisting of a small inductor and resistor, as shown in Figure 2, can greatly reduce any tendency to oscillate. This is especially useful if a variety of input sources are to be connected to the INA166. Although not shown in other figures, this network can be used as needed with all applications shown.




FIGURE 2. Input Stabilization Network.




FIGURE 1. Basic Circuit Connections.

OFFSET VOLTAGE TRIM

A variable voltage applied to pin 10, as shown in Figure 3, can be used to adjust the output offset voltage. A voltage applied to pin 10 is summed with the output signal. An op amp connected as a buffer is used to provide a low impedance at pin 10 to assure good common-mode rejection.

OUTPUT SENSE

An output sense terminal allows greater gain accuracy in driving the load. By connecting the sense connection at the load, I • R voltage loss to the load is included inside the feedback loop. Current drive can be increased by connecting a buffer amp inside the feedback loop, as shown in Figure 4.




FIGURE 3. Offset Voltage Adjustment Circuit.




FIGURE 4. Buffer for Increase Output Current.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated