

#### GENERAL DESCRIPTION



The ICS85304-01 is a low skew, high performance 1-to-5 Differential-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS85304-01 has two selectable clock in-


puts. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS85304-01 ideal for those applications demanding well defined performance and repeatability.


#### **F**EATURES

- 5 differential 3.3V LVPECL outputs
- Selectable CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency up to 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 35ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2.1ns (maximum)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

#### **BLOCK DIAGRAM**



#### PIN ASSIGNMENT



# ICS85304-01 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm Package Body G Package Top View

## ICS85304-01

Low Skew, 1-to-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description	
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.	
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.	
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.	
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.	
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.	
11, 18, 20	V <sub>cc</sub>	Power		Positive supply pins. Connect to 3.3V.	
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVTTL / LVCMOS interface levels.	
13	CLK	Input	Pulldown	Non-inverting differential clock input.	
14	nCLK	Input	Pullup	Inverting differential clock input.	
15	V <sub>EE</sub>	Power		Negative supply pin. Connect to ground.	
16	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.	
17	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.	
19	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVTTL / LVCMOS interface levels.	

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		CLK, nCLK				4	pF
C <sub>IN</sub>	Input Capacitance	PCLK, nPCLK				4	рF
- IN	CLK_EN, CLK_SEL					4	pF
R <sub>PULLUP</sub>	Input Pullup Resiste	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Res	Input Pulldown Resistor			51		ΚΩ

#### TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0 thru Q4	nQ0 thru nQ4	
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH	
0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH	
1	0	CLK, nCLK	Enabled	Enabled	
1	1	PCLK, nPCLK	Enabled	Enabled	

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	puts	Out	puts	Input to Output Mode	Polarity
CLK or CLK	nPCLK or nPCLK	Q0 thru Q4	nQ0 thru nQ4	input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section on page 8, Figure 8, which discusses wiring the differential input to accept single ended levels.



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CCx</sub> 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 73.2 ^{\circ}\text{C/W (0 Ifpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65 ^{\circ}\text{C to } 150 ^{\circ}\text{C} \\ \end{array}$ 

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply Characteristics,  $V_{cc}$ =3.3V±5%, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				55	mA

Table 4B. LVCMOS / LVTTL Characteristics,  $V_{CC}$ =3.3V±5%, TA = 0°C TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	CLK_EN,		2		3.765	V
- IH	I what was a second	CLK_SEL		_			
V <sub>IL</sub>	Input Low Voltage	CLK_EN,		-0.3	0.8	V	
* IL	mpat 2011 Voltago	CLK_SEL		0.0		0.0	•
١,	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
'н	Imput riigh Current	CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μA
	Input Low Current	CLK_EN	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ
I <sub>IL</sub>	Input Low Current	CLK_SEL	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-5			μΑ

Table 4C. Differential DC Characteristics,  $V_{cc}$ =3.3V±5%, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
1	Innut High Current	nCLK	$V_{CC} = V_{IN} = 3.465V$			5	μA
I <sub>IH</sub>	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μA
1	t	nCLK	$V_{CC} = 3.465 \text{V}, \ V_{IN} = 0 \text{V}$	-150			μA
I <sub>IL</sub>	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK, nCLK is  $V_{cc}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{_{\rm IH}}$ .

Table 4D. LVPECL DC Characteristics,  $V_{cc}$ =3.3V±5%, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innut High Current	PCLK	$V_{CC} = V_{IN} = 3.465V$			150	μA
I <sub>IH</sub>	Input High Current	nPCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Innut Low Current	PCLK	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-5			μΑ
I <sub>IL</sub>	Input Low Current	nPCLK	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	ut Voltage; NOTE 1, 2		V <sub>EE</sub> + 1.5		V <sub>cc</sub>	V
V <sub>OH</sub>	Output High Voltage; NOTE 3			V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 1.0	V
V <sub>OL</sub>	Output Low Voltage; NOTE 3			V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Outpu	ıt Voltage Swing		0.6		0.85	V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications the maximum input voltage for PCLK, nPCLK is  $V_{cc}$  + 0.3V.

NOTE 3: Outputs terminated with 50  $\!\Omega$  to  ${\rm V_{cc}}$  - 2V.

Table 5. AC Characteristics,  $V_{cc}$ =3.3V±5%, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				650	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 650MHz	1.0		2.1	ns
tsk(o)	Output Skew; NOTE 2, 4				35	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150	ps
t <sub>R</sub>	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t <sub>F</sub>	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	ps

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.





## PARAMETER MEASUREMENT INFORMATION

















## APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 8 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF  $_{\sim}$  V $_{cc}$ /2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



Integrated

Circuit Systems, Inc.

#### **POWER CONSIDERATIONS**

This section provides information on power dissipation and junction temperature for the ICS85304-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS85304-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 55mA = 190.57mW
- Power (outputs)<sub>MAX</sub> = 30.2mW/Loaded Output pair
   If all outputs are loaded, the total power is 5 \* 30.2mW = 151mW

Total Power MAX (3.465V, with all outputs switching) = 190.57mW + 151mW = 341.57mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{JA}$  = junction-to-ambient thermal resistance

Pd\_total = Total device power dissipation (example calculation is in section 1 above)

 $T_{\Lambda} = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is  $66.6^{\circ}$ C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.341\text{W} * 66.6^{\circ}\text{C/W} = 92.71^{\circ}\text{C}$ . This is well below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{JA}$ for 20-pin TSSOP, Forced Convection

### $\boldsymbol{\theta}_{JA}$ by Velocity (Linear Feet per Minute)

0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W


Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



#### 3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 9.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{_{CC}}$  - 2V.

Pd H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & \text{Pd\_H} = [(V_{\text{OH\_MAX}} - (V_{\text{CC}} - 2V)) / R_{\text{L}}] * (V_{\text{CC}} - V_{\text{OH\_MAX}}) \\ & \text{Pd\_L} = [(V_{\text{OL\_MAX}} - (V_{\text{CC}} - 2V)) / R_{\text{L}}] * (V_{\text{CC}} - V_{\text{OL\_MAX}}) \end{split}$$

• For logic high , 
$$V_{OUT} = V_{OH\_MAX} = V_{CC} - 1.0V$$
  
Using  $V_{CC} = 3.465$ , this results in  $V_{OH\_MAX} = 2.465V$ 

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC} - 1.7V$$
  
Using  $V_{CC} = 3.465$ , this results in  $V_{OL\_MAX} = 1.765V$ 

Pd\_H = 
$$[(2.465V - (3.465V - 2V))/50 \Omega]*(3.465V - 2.465V) = 20.0 mW$$
  
Pd\_L =  $[(1.765V - (3.465V - 2V))/50 \Omega]*(3.465V - 1.765V) = 10.2 mW$ 

Total Power Dissipation per output pair = Pd H + Pd L = 30.2mW

### RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} \text{vs. A} \text{ir Flow Table}$ 

## $\boldsymbol{\theta}_{_{\boldsymbol{J}\!\boldsymbol{A}}}$ by Velocity (Linear Feet per Minute)

200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS85304-01 is: 489



#### PACKAGE OUTLINE - G SUFFIX




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MIN	MAX
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



## ICS85304-01

Low Skew, 1-to-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS85304AG-01	ICS85304AG-01	20 lead TSSOP	72 per tube	0°C to 70°C
ICS85304AG-01T	ICS85304AG-01	20 lead TSSOP on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

# Integrated Circuit Systems, Inc.

## ICS85304-01

## Low Skew, 1-to-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

			REVISION HISTORY SHEET	
Rev	Table	Page	Description of Change	Date
A	T4B T4D T5	pg. 4 pg. 5 pg. 5	<ul> <li>V<sub>CMR</sub> values changed from 1.5 min. to 0.5 min.; V<sub>DD</sub> max. to V<sub>CC</sub> - 0.85 max.</li> <li>V<sub>OH</sub> values changed from 1.9 min. to V<sub>CC</sub> - 1.4 min.; 2.3 max. to V<sub>CC</sub> - 1.0 V<sub>OL</sub> values changed from 1.2 min. to V<sub>CC</sub> - 2.0; 1.6 max. to v<sub>CC</sub> - 1.7 max.</li> <li>Replaced tp<sub>LH</sub> and tp<sub>HL</sub> with tp<sub>D</sub> at the same values</li> <li>Replaced tp<sub>W</sub> and values of tCYCLE/2 - 40 min., tCYCLE/2 typ., tCYCLE/2 + 40 max. with odc at values of 48 min., 50 typ., 52 max.</li> </ul>	05/14/01
В	T4D T5	pg. 5	<ul> <li>Added I<sub>IH</sub>, I<sub>IL</sub>, V<sub>PP</sub>, and V<sub>CMR</sub> rows</li> <li>t<sub>R</sub> and t<sub>F</sub> values changed from 275 min to 300 min; 650 max. to 700 max.</li> <li>Deleted V<sub>SWING</sub> row</li> </ul>	05/22/01
С	T4D	pg. 5	• V <sub>CMR</sub> values changed from V <sub>CC</sub> - 0.85 max. to V <sub>CC</sub>	08/21/01