



Integrated
Circuit
Systems, Inc.

ICS8430-11

700MHz, Low JITTER LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION




The ICS8430-11 is a general purpose, dual output high frequency synthesizer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The VCO operates at a frequency range of 250MHz to 700MHz. With the output configured to divide the VCO frequency by 2, output frequency steps as small as 1MHz can be achieved using a 16MHz crystal or reference clock. Output frequencies up to 700MHz can be programmed using the serial or parallel interfaces to the configuration logic. The low jitter and frequency range of the ICS8430-11 make it an ideal clock generator for most clock tree applications.


FEATURES

- Fully integrated PLL
- 14MHz to 25MHz crystal or reference frequency
- Dual differential 3.3V LVPECL output
- 15.63MHz to 700MHz output frequency
- 2.6ps rms output jitter
- Parallel interface for programming counter and output dividers
- Serial 3 wire interface
- Selectable crystal oscillator interface and LVCMOS reference input
- LVCMOS control inputs
- 3.3V supply voltage
- 32 lead low-profile QFP(LQFP), 7mm x 7mm x 1.4mm package body, 0.8mm package lead pitch
- 0°C to 70°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



FUNCTIONAL DESCRIPTION

The ICS8430-11 features a fully integrated PLL and therefore requires no external components to for setting the loop bandwidth. A series-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250 to 700MHz. The output of the loop divider is also applied to the phase detector.

The phase detector and the loop filter force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS8430-11 support two input modes and programmable PLL loop divider and output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP_LOAD input is initially LOW. The data on inputs M0 through M8 and N0 through N2 is passed directly to the ripple counter. On the LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the ripple counter remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. As a result, the M and N bits can be hardwired to set the ripple counter to a specific default state that will automatically occur during power-up. The TEST output is LOW when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the loop divider is defined as follows:

$$f_{VCO} = \frac{f_{xtal}}{16} \times 2M$$

The M count and the required values of M0 through M8 are shown in *Table 4B*, Programmable VCO Frequency Function Table. The frequency out is defined as follows:

$$f_{out} = \frac{f_{VCO}}{N} = \frac{f_{xtal}}{16} \times \frac{2M}{N}$$

Note that the factor of 2 in the preceding equations is a result of the additional ÷2 that is placed in the feedback prior to the ÷M.

Serial operation occurs when nP_LOAD and S_LOAD are HIGH and the shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are passed to the ripple counter when S_LOAD transitions from HIGH-to-LOW. The serial mode can be used to program the M and N bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:

T1	T0	TEST Output
0	0	LOW
0	1	S_Data clocked into register
1	0	Output of M divider
1	1	CMOS Fout




FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS



Integrated
Circuit
Systems, Inc.

PRELIMINARY

ICS8430-11
700MHz, Low JITTER
LVPECL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2, 3, 28, 29, 30 31, 32,	M5, M6, M7, M0, M1, M2, M3, M4	Input	Pulldown	M counter/divider inputs. Data latched on LOW-to-HIGH transistion of nP_LOAD input. LVCMOS / LVTTTL interface levels.
4	M8	Input	Pullup	
5, 6	N0, N1	Input	Pulldown	Determines output divider value as defined in Table 3 Function Table. LVCMOS / LVTTTL interface levels.
7	N2	Input	Pullup	
8, 16	VEE	Power		Power supply ground pin. Connect to ground.
9	TEST	Output		Test output which is ACTIVE in the serial mode of operation. Output driven LOW in parallel mode. LVCMOS interface levels.
10	VCC	Power		Core power supply pin.
11, 12	FOUT1, nFOUT1	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
13	VCCO	Power		Output power supply connection. Connect to 3.3V.
14, 15	FOUT0, nFOUT0	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.
17	MR	Input	Pulldown	Resets the reference frequency and output dividers. LVCMOS / LVTTTL interface levels.
18	S_CLOCK	Input	Pulldown	Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLK.
19	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLK.
20	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the ripple counter. LVCMOS / LVTTTL interface levels.
21	VCCA	Power		Analog power supply pin. Connect to 3.3V.
22	XTAL_SEL	Input	Pullup	Selects between crystal or reference inputs as the PLL reference source. LVCMOS / LVTTTL interface levels. Selects XTAL inputs when HIGH. Selects REF_IN when LOW.
23	REF_CLK	Input	Pulldown	Reference clock input. LVCMOS / LVTTTL interface levels.
24, 25	XTAL1, XTAL2	Input		Crystal oscillator inputs.
26	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into ripple counter, and when data present at N2:N0 sets the output divide value. LVCMOS / LVTTTL interface levels.
27	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTTL interface levels.



TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
CIN	Input Capacitance	REF_CLK, XTAL1, XTAL2				pF
		VCO_SEL, S_LOAD, S_DATA, S_CLOCK, XTAL_SEL, M0:M8, N0:N2				pF
RPULLUP	Input Pullup Resistor			51		K Ω
RPULLDOWN	Input Pulldown Resistor			51		K Ω

TABLE 3. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Crystal Cut / Mode of Oscillation		AT / Fundamental			
Frequency					MHz
Frequency Tolerance					ppm
Frequency Stability					ppm
Drive Level					mW
Equivalent Series Resistance (ESR)					Ω
Shunt Capacitance					pF
Load Capacitance					pF
Series Pin Inductance					nH
Operating Temperature Range					$^{\circ}$ C
Aging					ppm



TABLE 4A. PARALLEL AND SERIAL MODES FUNCTION TABLE

INPUTS							Conditions
MR	nP_LOAD	M	N	S_LOAD	S_CLOCK	S_DATA	
H	X	X	X	X	X	X	Reset. M and N counters reset.
L	L	Data	Data	X	X	X	Data on M and N inputs passed directly to ripple counter. TEST output forced LOW.
L	-	Data	Data	X	X	X	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
L	H	X	X	H	L	Data	Serial input mode.
L	H	X	X	H	-	Data	Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
L	H	X	X	H	-	Data	Contents of the shift register are passed to the ripple counter.
L	H	X	X	L	X	X	Parallel or serial input do not affect shift registers.

TABLE 4B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)

VCO Frequency (MHz)	M Count	256	128	64	32	16	8	4	2	1
		M8	M7	M6	M5	M4	M3	M2	M1	M0
250	125	0	0	1	1	1	1	1	0	1
252	126	0	0	1	1	1	1	1	1	0
254	127	0	0	1	1	1	1	1	1	1
256	128	0	1	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
696	348	1	0	1	0	1	1	1	0	0
698	349	1	0	1	0	1	1	1	0	1
700	350	1	0	1	0	1	1	1	1	0

NOTE 1: Assumes a 16MHz input frequency.

TABLE 4C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

Input			N Divider Value	Output Frequency (MHz)	
N2	N1	N0		Min	Max
0	0	0	2	125	350
0	0	1	4	62.5	175
0	1	0	8	31.25	87.5
0	1	1	16	15.625	43.75
1	0	0	1	250	700
1	0	1	2	125	350
1	1	0	4	62.5	175
1	1	1	8	31.25	87.5



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx}	4.6V
Inputs, V_i	-0.5V to $V_{CC} + 0.5V$
Outputs, V_o	-0.5V to $V_{CCO} + 0.5V$
Package Thermal Impedance, θ_{JA}	46°C/W
Storage Temperature, T_{STG}	-65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 5A. POWER SUPPLY DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VCC	Power Supply		3.135	3.3	3.465	V
VCCA	Analog Voltage		3.135	3.3	3.465	V
VCCO	Output Voltage		3.135	3.3	3.465	V
IEE	Power Supply Current	$V_{CCx} = 3.465V$			110	mA

TABLE 5B. LVCMOS DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
VIH	Input High Voltage	REF_CLK	$3.135 \leq V_{CCx} \leq 3.465V$	2		3.765	V
		VCO_SEL, S_LOAD, S_DATA, S_CLOCK, nP_LOAD, MR, M0:M8, N0:N2, XTAL_SEL	$V_{CCx} = 3.465V$	1.8		3.8	V
			$V_{CCx} = 3.135V$	1.7		3.4	V
VIL	Input Low Voltage	REF_CLK	$3.135 \leq V_{CCx} \leq 3.465V$	-0.3		0.8	V
		VCO_SEL, S_LOAD, S_DATA, S_CLOCK, nP_LOAD, M0:M8, N0:N2, XTAL_SEL	$V_{CCx} = 3.465V$	-0.3		1.6	V
			$V_{CCx} = 3.135V$	-0.3		1.5	V
IIH	Input High Current	M0-M7, N0, N1, MR, S_CLOCK, S_DATA, S_LOAD, REF_CLK, nP_LOAD	$V_{CCx} = V_{IN} = 3.465V$			150	μA
		M8, N2, XTAL_SEL, VCO_SEL	$V_{CCx} = V_{IN} = 3.465V$			5	μA
IIL	Input Low Current	M0-M7, N0, N1, MR, S_CLOCK, S_DATA, S_LOAD, REF_CLK, nP_LOAD	$V_{CCx} = 3.465V$, $V_{IN} = 0V$	-5			μA
		M8, N2, XTAL_SEL, VCO_SEL	$V_{CCx} = 3.465V$, $V_{IN} = 0V$	-150			μA
VOH	Output High Voltage	TEST	$V_{CCx} = 3.135$	2.4			V
VOL	Output Low Voltage	TEST	$V_{CCx} = 3.135$			0.5	V


TABLE 5C. LVPECL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
VOH	Output High Voltage; NOTE 1	$V_{CCx} = 3.3V$	$V_{CC} - 1.4$		$V_{CC} - 1.0$	V
VOL	Output Low Voltage; NOTE 1	$V_{CCx} = 3.3V$	$V_{CC} - 2.0$		$V_{CC} - 1.7$	V
VSWING	Peak-to-Peak Output Voltage Swing	$3.135 \leq V_{CCx} \leq 3.465V$	0.6		0.85	V

NOTE 1: Outputs terminated with 50Ω to $V_{CC} - 2V$. The power dissipation of a terminated output pair is 32mW.

TABLE 6. INPUT FREQUENCY CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fMAXIN	Maximum Input Frequency	REF_CLK; NOTE1	14		25	MHz
		XTAL1, XTAL2; NOTE1	14		25	MHz
		S_CLOCK			TBD	MHz
tR	Input Rise Time	REF_CLK	Measured at 20% to 80% points		TBD	ns
tF	Input Fall Time	REF_CLK	Measured at 20% to 80% point		TBD	ns
tDC	Input Reference Duty Cycle	REF_CLK	TBD		TBD	%

NOTE1: For the input crystal and reference frequency range the M value must be set for the VCO to operate within the 250MHz to 700MHz range. Using the minimum input frequency of 14MHz, valid values of M are $143 \leq M \leq 400$. Using the maximum frequency of 25MHz, valid values of M are $80 \leq M \leq 224$.

TABLE 7. AC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
FMAX	Maximum Output Frequency	$3.135 \leq V_{CCx} \leq 3.465V$	23		700	MHz
tjit(cc)	Peak Cycle-to-Cycle Jitter				50	ps
tsk(o)	Output Skew				TBD	ps
tDC	Output Duty Cycle		47		53	%
tR	Output Rise Time	FOUT0, nFOUT0 FOUT1, nFOUT1	20% to 80%	300	800	ps
tF	Output Fall Time	FOUT0, nFOUT0 FOUT1, nFOUT1	20% to 80%	300	800	ps
tS	Setup Time	M, N to nP_LOAD	TBD			ns
		S_DATA to S_CLOCK	TBD			ns
		S_CLOCK to S_LOAD	TBD			ns
tH	Hold Time	M, N to nP_LOAD	TBD			ns
		S_DATA to S_CLOCK	TBD			ns
		S_CLOCK to S_LOAD	TBD			ns
tLOCK	PLL Lock Time				1	ms
tPW	Pulse Width	nP_LOAD			TBD	ns
		S_LOAD			TBD	ns
oscTOL	Crystal Oscillator Tolerance				1000	ppm



PACKAGE OUTLINE - Y SUFFIX




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBA		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09		0.20
D		9.00 BASIC	
D1		7.00 BASIC	
D2		5.60	
E		9.00 BASIC	
E1		7.00 BASIC	
E2		5.60	
e		0.80 BASIC	
L	0.45	0.60	0.75
θ	0°		7°
ccc			0.10

Reference Document: JEDEC Publication 95, MS-026



Integrated
Circuit
Systems, Inc.

ICS8430-11
700MHz, Low JITTER
LVPECL FREQUENCY SYNTHESIZER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8430BY-11	ICS8430BY-11	32 Lead LQFP	250 per tray	0°C to 70°C
ICS8430BY-11T	ICS8430BY-11	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C