




**HIGH CMR, HIGH SPEED OPTO ISOLATOR**

**DESCRIPTION**

The ICPL 2611 consists of a GaAsP emitting diode and a unique integrated detector. The photons are detected by a photodiode and then amplified by a high gain linear amplifier that drives a logic gate with a strobable output. This output features a Schottky clamped open collector output transistor. The circuit is temperature, current and voltage compensated. This unique isolator design provides maximum DC and AC circuit isolation between input and output while achieving LSTTL/TTL circuit compatibility. The isolator operational parameters are guaranteed from 0°C to 70°C, such that a minimum input current of 5 mA will sink an eight gate fan-out (13mA) at the output with 5 volt V<sub>cc</sub> supplied to the detector. This isolation and coupling is achieved with a typical propagation delay of 39ns. The enable input provides gating of the detector with input sinking and sourcing requirements compatible with LSTTL/TTL interfacing and a propagation delay of 35ns typical.

**FEATURES**

- LSTTL/TTL Compatible
- High Speed
- Low Input Current Required
- Guaranteed Performance over Temperature
- 2500 V<sub>RMS</sub> Withstand Test Voltage (1 Minute)
- Internal Shield for High Common Mode Rejection



**TRUTHTABLE**

INPUT	ENABLE	OUTPUT
H	H	L
L	H	H
H	L	H
L	L	H

A 0.1μF bypass capacitor must be connected between pins 8 and 5 ( See note 1)

**ABSOLUTE MAXIMUM RATINGS**

(25 °C unless otherwise noted)

Storage Temperature	-55 to +125°C
Operating Temperature	-0°C to +70°C
Lead Solder Temperature	260°C for 10secs
(1.6mm below the seating plate)	


**INPUT DIODE**

Forward Current	20mA (2)
Reverse Voltage	5V
Enable Voltage	5.5V
(Not to exceed V <sub>cc</sub> by more that 500mV)	

**OUTPUT PHOTOTRANSISTOR**

Supply Voltage V <sub>cc</sub>	7V (1 Min Max)
Current - I <sub>o</sub>	25mA
Collector Power Dissipation	40mW
Collector Voltage - V <sub>o</sub>	7V

All electrical parameters are 100 % tested  
Specifications are guaranteed to a cumulative 0.65%  
AQL



**ISOCOM COMPONENTS LTD**  
Unit 25B, Park View Road West,  
Park View Industrial Estate, Brenda Road  
Hartlepool, Cleveland, TS25 1YD  
Tel: (01429) 863609 Fax: (01429) 863581

**ISOCOM INC**  
1024 S. Greenville Ave, Suite 240,  
Allen, TX 75002 USA  
Tel: (214) 495-0755 Fax: (214) 495-0901  
e-mail info@isocom.com  
http://www.isocom.com

**ELECTRICAL CHARACTERISTICS (Over recommended temperature 0°C to 70°C unless specified)**

PARAMETER	MIN	TYP*	MAX	UNITS	TEST CONDITIONS	FIG	NOTE
High Level Output Current $I_{OH}$		7	250	$\mu$ A	$V_{CC}=5.5V, V_O=5.5V, I_F=250\mu A, V_E=2.0V$		
Low Level Output Voltage $V_{OL}$		0.4	0.6	V	$V_{CC}=5.5V, I_F=5mA, V_E=2.0V$ $I_{OL}$ (sinking) = 13mA		
High Level Enable Current $I_{EH}$		-1.0		mA	$V_{CC}=5.5V, V_E=2.0V$		
Low Level Enable Current $I_{EL}$		-1.6	-2.0	mA	$V_{CC}=5.5V, V_E=0.5V$		
High Level Supply Current $I_{CCH}$		10	15	mA	$V_{CC}=5.5V, I_F=0, V_E=0.5V$		
Low Level Supply Current $I_{CCL}$		15	19	mA	$V_{CC}=5.5V, I_F=10mA, V_E=0.5V$		
Input - Output Insulation Leakage Current - $I_{IO}$			1.0	$\mu$ A	Relative Humidity = 45% $T_A=25^\circ C, t=5s, V_{IO}=3000V$ DC mA,		3
Withstand Insulation Test Voltage $V_{ISO}$	2500			V	$R_H<50\%, T_A=25^\circ C, t=1$ Min		3
Resistance - $R_{IO}$		$10^{12}$		ohm	$V_{IO}=500V, t=5s, T_A=25^\circ C$		3
Capacitance - $C_{IO}$		0.6		pF	$f=1MHz, T_A=25^\circ C$		3
Input Forward Voltage - $V_F$		1.5	1.75	V	$I_F=10mA, T_A=25^\circ C$		
Input Reverse Breakdown Voltage - $B_{VR}$	5			V	$I_r=10\mu A, T_A=25^\circ C$		
Input Capacitance - $C_{IN}$		60		pF	$V_F=0, f=1MHz$		
Current Transfer Ratio - CTR		700		%	$I_F=5mA, R_L=100\Omega$		12
High Level Enable Voltage - $V_{EH}$	2.0			V	$V_{CC}=5.5V, I_F=10mA$		11
Low Level Enable Voltage - $V_{EL}$			0.8	$V_{RMS}$	$V_{CC}=5.5V, I_F=10mA$		11
Input Diode Temperature Coefficient $\frac{\Delta V_F}{\Delta T_A}$		-1.4			$I_F=10mA,$		

\*All typicals are at  $V_{CC} = 5V, T_A = 25^\circ C$

- 1 Bypassing of the power supply line is required, with a 0.01  $\mu$  F ceramic disc capacitor adjacent to each isolator. The power supply bus for the isolator(s) should be separate from the bus for any active loads. Otherwise a larger value of bypass capacitor (up to 0.1  $\mu$  F) may be needed to suppress regenerative feedback via the power supply.
- 2 Peaking circuits may produce transient input currents up to 50mA, 50ns maximum pulse width, provided average current does not exceed 20mA
- 3 Device considered a two terminal device; pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
- 4 The  $t_{PLH}$  propagation delay is measured from the 3.75 mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
- 5 The  $t_{PHL}$  propagation delay is measured from the 3.75mA point on the leading edge of the input pulse to 1.5V point on the leading edge of the output pulse.
- 6 The  $t_{ELH}$  enable propagation delay is measured from the 1.5V point of the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
- 7 The  $t_{EHL}$  enable propagation delay is measured from the 1.5V point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
- 8  $CM_H$  is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (ie  $V_{out} > 2.0V$ ).
- 9  $CM_L$  is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (ie  $V_{out} < 0.8V$ )
- 10 For sinusoidal voltages  $\left(\frac{dv_{CM}}{dt}\right)_{max} = \pi f_{CM} V_{CM}(p-p)$
- 11 No external pull up is required for a high logic state on the enable input.
- 12 DC current transfer ratio is defined as the ratio of the output collector current to the forward bias input current times 100%.

**SWITCHING CHARACTERISTICS (AT  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ )**

PARAMETER	MIN	TYP*	MAX	UNITS	TEST CONDITIONS	FIG	NOTE
Propagation Delay to High Output Level - $t_{PLH}$		35	75	ns	$R_L = 350\Omega$ $C_L = 15\text{pF}$ , $I_F = 7.5\text{mA}$		4
Propagation Delay Time to Low Output Level - $t_{PHL}$		39	75	ns	$R_L = 350\Omega$ $C_L = 15\text{pF}$ , $I_F = 7.5\text{mA}$		5
Output rise time (10 - 90%) - $t_r$		27		ns	$R_L = 350\Omega$ $C_L = 15\text{pF}$ $I_F = 7.5\text{mA}$		
Output Fall Time (90 - 10%) - $t_f$		16		ns			
Propagation Delay Time of Enable from $V_{EH}$ to $V_{EL}$ - $t_{ELH}$		25		ns	$R_L = 350\Omega$ $C_L = 15\text{pF}$ , $I_F = 7.5\text{mA}$ , $V_{EH} = 3.0\text{V}$ , $V_{EL} = 0$		6
Propagation Delay time of Enable from $V_{EL}$ to $V_{EH}$ - $t_{EHL}$		14		ns	$R_L = 350\Omega$ $C_L = 15\text{pF}$ , $I_F = 7.5\text{mA}$ , $V_{EH} = 3.0\text{V}$ , $V_{EL} = 0$		7
Common Mode Transient Immunity at High Output Level - $CM_H$		12000		V/ $\mu\text{s}$	$V_{CM} = 400\text{V}$ (peak), $R_L = 350\Omega$ $I_F = 0\text{mA}$ , $V_o$ (min) = 2V		8,10
Common Mode Transient Immunity at Low Output Level - $CM_L$		11000		V/ $\mu\text{s}$	$V_{CM} = 400\text{V}$ (peak) $R_L = 350\Omega$ $I_F = 7.5\text{mA}$ , $V_o$ (max) = 0.8V		9,10

**RECOMMENDED OPERATING CONDITIONS**

	SYM	MIN	MAX	UNITS
Current, Low Level	$I_{FL}$	0	250	$\mu\text{A}$
Input Current, High Level	$I_{FH}$	6.3*	15	mA
High Level Enable Voltage	$V_{EH}$	2.0	$V_{CC}$	V
Low Level Enable Voltage (Output High)	$V_{EL}$	0	0.8	V
Supply Voltage, Output	$V_{CC}$	4.5	5.5	V
Fan Out (TTL)	N		8	
Operating Temperature	$T_A$	0	70	$^\circ\text{C}$

\*6.3mA condition permits at least 20% CTR degradation guardband  
Initial switching threshold is 5mA or less

**TEST CIRCUIT FOR  $t_{PHL}$  AND  $t_{PLH}$**

