GENERAL DESCRIPTION



The ICS8533-11 is a low skew, high performance 1-to-4 Crystal Oscillator/Differential-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8533-11 has select-


able differential clock or crystal inputs. The CLK, nCLK pair can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8533-11 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- 4 differential 3.3V LVPECL outputs
- Selectable CLK, nCLK or crystal inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- · Maximum output frequency up to 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2ns (maximum)
- · 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8533-11
20-Lead TSSOP
6.5mm x 4.4mm x 0.92 Package Body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	V_{EE}	Power		Negative supply pin. Connect to ground.
2	CLK_EN	Input	Pullup	Synchroning clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When LOW, selects CLK, nCLK input. When HIGH, selects XTAL input. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	XTAL1	Input	Pulldown	Crystal oscillator input.
7	XTAL2	Input	Pullup	Crystal oscillator input.
8, 9	nc	Unused		No connect.
10, 13, 18	V _{cc}	Power		Positive supply pins. Connect to 3.3V.
11, 12	nQ3, Q3	Output		Differential clock outputs. LVPECL interface levels.
14, 15	nQ2, Q2	Output		Differential clock outputs. LVPECL interface levels.
16, 17	nQ1, Q1	Output		Differential clock outputs. LVPECL interface levels.
19, 20	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
<u></u>	Innut Consoitance	CLK, nCLK				4	pF
C _{IN}	Input Capacitance	CLK_EN, CLK_SEL				4	pF
R _{PULLUP}	Input Pullup Resisto	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Res	nput Pulldown Resistor			51		ΚΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs	Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0 thru Q3	nQ0 thru nQ3
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH
0	1	XTAL1, XTAL2	Disabled; LOW	Disabled; HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	XTAL1, XTAL2	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock or crystal oscillator edge as shown in *Figure 1*.

In the active mode, the state of the outputs are a function of the CLK, nCLK and XTAL1, XTAL2 inputs as described in Table 3B.




FIGURE 1 - CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inp	uts	Out	puts	Input to Output Mode	Polarity
CLK	nCLK	Q0 thru Q3	nQ0 thru nQ3	input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1:Please refer to the Application Information section on page 10, Figure 12, which discusses wiring the differential input to accept single ended levels.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx} 4.6V

 $\begin{array}{lll} \text{Inputs, V}_{\text{I}} & -0.5\text{V} \;\; \text{to V}_{\text{CC}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V} \;\; \text{to V}_{\text{CC}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 73.2^{\circ}\text{C/W (Olfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C} \;\; \text{to 150}^{\circ}\text{C} \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				50	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL		2		3.765	٧
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μA
'IH	Imput riigh Current	CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
I _{IL}	Input Low Current	CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innut High Current	nCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I _{IH}	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
	Innut Low Current	nCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
I _{IL}	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{PP}	Peak-to-Peak Input	/oltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ıt Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE1: For single ended applications the maximum input voltage for CLK and nCLK is V_{cc} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{\rm HI}$.

Low Skew, 1-to-4, Crystal Oscillator/ DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 1.0	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		0.85	V

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamen	tal	
Frequency Tolerance		-50		50	ppm
Frequency Stability		-100		100	ppm
Drive Level			0.1		mW
Equivalent Series Resistance (ESR)		50		80	Ω
Shunt Capacitance				7	pF
Series Pin Inductance		3		7	nΗ
Operating Temperature Range		0		70	°C
Aging	Per year @ 25°C	-5		5	ppm
Frequency Range		14		25	MHz

Table 6. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Input Frequency				650	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 650MHz	1.0		2.0	ns
tsk(o)	Output Skew; NOTE 2, 5				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5				150	ps
t _R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t _F	Output Fall Time	20% to 80% @ 50MHzz	300		700	ps
odc	Output Duty Cycle; NOTE 4		47	50	53	%
oscTOL	Crystal Oscillator Tollerance				TBD	ppm

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: Measured using CLK. For XTAL input, refer to Application Note.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.





PARAMETER MEASUREMENT INFORMATION














APPLICATION INFORMATION

CRYSTAL OSCILLATOR CIRCUIT FREQUENCY FINE TUNING


A crystal can be characterized for either series or parallel mode operation. The ICS8533-11 and ICS8535-11 fanout buffers have built-in crystal oscillator circuits that can accept either a series or parallel crystal without additional components. The frequency accuracy provided by this configuration is sufficient for most computer applications.


For applications requiring highly accurate clock frequencies, the output frequency can be fine tuned by inserting a small series capacitor C1 at the XTAL1 input (Pin 6 for ICS8533-11) as shown in *Figure 8*. This fine tuning approach can be applied in either parallel or series crystal. The C1 value depends on the crystal type, frequency and the board layout. The parallel crystal fine tuning results in smaller ppm and better performance. It is difficult to provide the precise value of C1. This section provides recommended series capacitor C1 values to start with. This example uses 18pF parallel crystals.


Figure 9shows the suggested series capacitor value for a parallel crystal. For a 16.666 MHz crystal, the recommended C1 value is about 33pF.

Figure 10 shows frequency accuracy versus series capacitance for 19.44MHz, 16.666MHz and 15MHz crystals. As seen from this figure, a 24pF, 33pF and 43pF series capacitor is used to achieve the lowest ppm error for 19.44MHz, 16.666MHz and 15MHz respectively.

Figure 11 shows the experiment results of crystal oscillator frequency drift due to temperature variation.











FIGURE 11 - CRYSTAL OSCILLATOR CRCUIT FREQUENCY DRIFTED DUE TO TEMPERATURE VARIATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 12 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF $_{\sim}$ V $_{cc}$ /2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{cc}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8533-11. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8533-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 50mA = 173.3mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30.2mW = 120.8mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 173.3mW + 120.8mW = 294.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_{A}$

Tj = Junction Temperature

 θ_{IA} = junction-to-ambient thermal resistance

Pd_total = Total device power dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70° C with all outputs switching is: 70° C + 0.294W * 66.6° C/W = 89.58° C. This is well below the limit of 125° C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)


0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 8.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$\begin{split} & Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{_{L}}] * (V_{CC_MAX} - V_{OH_MAX}) \\ & Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{_{L}}] * (V_{CC_MAX} - V_{OL_MAX}) \end{split}$$

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 1.0V$$
Using $V_{CC_MAX} = 3.465$, this results in $V_{OH_MAX} = 2.465V$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

Using $V_{CC_MAX} = 3.465$, this results in $V_{OL_MAX} = 1.765V$

$$\begin{array}{ll} \text{Pd_H} = & [(2.465 \text{V} - (3.465 \text{V} - 2 \text{V}))/50 \Omega] * (3.465 \text{V} - 2.465 \text{V}) = \textbf{20mW} \\ \text{Pd_L} = & [(1.765 \text{V} - (3.465 \text{V} - 2 \text{V}))/50 \Omega] * (3.465 \text{V} - 1.765 \text{V}) = \textbf{10.2mW} \end{array}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

RELIABILITY INFORMATION

Table 8. $\theta_{_{JA}} \text{vs. Air Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8533-11 is: 428



PACKAGE OUTLINE - G SUFFIX




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MIN	MAX
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MS-153



ICS8533-11

Low Skew, 1-to-4, Crystal Oscillator/ Differential-to-3.3V LVPECL Fanout Buffer

TABLE 10. ORDERING INFORMATION

Part/Order Number Marking		Package	Count	Temperature
ICS8533AG-11	ICS8533AG-11	20 lead TSSOP	72 per tube	0°C to 70°C
ICS8533AG-11T	ICS8533AG-11	20 lead TSSOP on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.