

Data Sheet January 2001 File Number 5018

# 600V, SMPS II LGC Series N-Channel IGBT with Anti-Parallel Stealth™ Diode

The ISL9H1260EG3, ISL9H1260EP3 and ISL9H1260ES3 are Low Gate Charge (LGC) SMPS II IGBTs combining the fast switching speed of the SMPS IGBTs with lower gate charge and avalanche capability (UIS). These LGC devices shorten delay times, and reduce the power requirement of the gate drive. These devices are ideally suited for high voltage switched mode power supply applications where low conduction loss, fast switching times and UIS capability are essential. SMPS II LGC devices have been specially designed for:

- Power Factor Correction (PFC) Circuits
- Full Bridge Topologies
- · Half Bridge Topologies
- · Push-Pull Circuits
- Uninterruptible Power Supplies
- · Zero Voltage and Zero Current Switching Circuits

Formerly Developmental Type TA49336.

# **Ordering Information**

PART NUMBER	PACKAGE	BRAND
ISL9H1260EG3	TO-247	G1260EG3
ISL9H1260EP3	TO-220AB	G1260EP3
ISL9H1260ES3	TO-263AB	G1260ES3


NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., ISL9H1260ES3T.

#### Features


- >100kHz Operation at 390V, 12A
- 200kHz Operation at 390V, 9A
- · 600V Switching SOA Capability


- · Low Conduction Loss


#### Symbol



# **Packaging**







#### INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

JEDEC TO-263AB

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	ALL TYPES	UNITS
Collector to Emitter Voltage	600	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$ $I_{C25}$	50	Α
At $T_C = 110^{\circ}C$	20	Α
Collector Current Pulsed (Note 1)	108	Α
Gate to Emitter Voltage ContinuousV <sub>GES</sub>	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T <sub>J</sub> = 150°C, Figure 2	60A at 600V	
Single Pulse Avalanche Energy at T <sub>C</sub> = 25°CE <sub>AS</sub>	150mJ at 12A	
Power Dissipation Total at T <sub>C</sub> = 25°C	167	W
Power Dissipation Derating T <sub>C</sub> > 25 <sup>o</sup> C	1.33	W/oC
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Tech Brief 334T <sub>PKG</sub>	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. Pulse width limited by maximum junction temperature.

## **Electrical Specifications** $T_J = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CO	NDITIONS	MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV <sub>CES</sub>	$I_C = 250 \mu A, V_{GE} = 0$	I <sub>C</sub> = 250μA, V <sub>GE</sub> = 0V		-	-	V
Collector to Emitter Leakage Current	I <sub>CES</sub>	V <sub>CE</sub> = 600V	$T_{J} = 25^{\circ}C$	-	-	100	μА
			T <sub>J</sub> = 125 <sup>o</sup> C	-	-	2	mA
Collector to Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> =12A,	$T_{J} = 25^{\circ}C$	-	1.95	2.7	V
		V <sub>GE</sub> = 15V	T <sub>J</sub> = 125 <sup>o</sup> C	-	1.7	2.0	V
Gate to Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_C = 250 \mu A, V_{CE} = 6$	00V	4.5	6.5	7.0	V
Gate to Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = ±20V		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{\circ}\text{C}, R_G = 10\Omega, V_{GE} = 15V$ L = 100 $\mu\text{H}, V_{CE} = 600V$		60	-	-	А
Pulsed Avalanche Energy	E <sub>AS</sub>	I <sub>CE</sub> = 12A, L = 2.1mH, V <sub>DD</sub> = 50V		150	-	-	mJ
Gate to Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = 12A, V <sub>CE</sub> = 300V		-	9.0	-	V
On-State Gate Charge	Q <sub>g(ON)</sub>	I <sub>C</sub> = 12A, V <sub>GE</sub> = 15V		-	23	30	nC
		V <sub>CE</sub> = 300V	V <sub>GE</sub> = 20V	-	28	36	nC
Current Turn-On Delay Time	t <sub>d(ON)I</sub>	IGBT and Diode at T	J = 25 <sup>o</sup> C	-	16	-	ns
Current Rise Time	t <sub>rl</sub>	I <sub>CE</sub> = 12A V <sub>CE</sub> = 390V		-	14	-	ns
Current Turn-Off Delay Time	t <sub>d(OFF)I</sub>	$V_{GE}$ = 15V $R_{G}$ = 10 $\Omega$ L = 200 $\mu$ H Test Circuit - Figure 26		-	42	-	ns
Current Fall Time	t <sub>fl</sub>			-	18	-	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>			-	55	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>		-		170	-	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>			-	100	-	μJ

**Electrical Specifications** T<sub>.1</sub> = 25°C, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Turn-On Delay Time	t <sub>d(ON)I</sub>	IGBT and Diode at T <sub>J</sub> = 125°C	-	22	-	ns
Current Rise Time	t <sub>rl</sub>	V <sub>CE</sub> = 12A V <sub>CE</sub> = 390V	-	15	-	ns
Current Turn-Off Delay Time	t <sub>d(OFF)I</sub>	$V_{GE} = 15V$ $R_{G} = 10\Omega$		80	100	ns
Current Fall Time	t <sub>fl</sub>	L = 200μH Test Circuit - Figure 26	-	72	90	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>		-	55	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>			230	280	μЈ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>		-	225	300	μЈ
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 12A	-	2.1	2.5	V
Diode Reverse Recovery	t <sub>rr</sub>	$I_{EC} = 1A$ , $dI_{EC}/dt = 200A/\mu s$ , $V_{CE} = 30V$	-	25	30	ns
		$I_{EC} = 12A$ , $dI_{EC}/dt = 200A/\mu s$ , $V_{CE} = 30V$	-	35	40	ns
Thermal Resistance Junction To Case	$R_{ heta JC}$	IGBT	-	-	0.75	°C/W
		Diode	-	-	2.0	°C/W

#### NOTES:

- Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E<sub>ON1</sub> is the turn-on loss of the IGBT only. E<sub>ON2</sub> is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T<sub>J</sub> as the IGBT. The diode type is specified in Figure 26.
- 3. Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 9. TURN-ON DELAY TIME VS COLLECTOR TO EMITTER CURRENT




FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 11. TURN-OFF DELAY TIME VS COLLECTOR TO EMITTER CURRENT




FIGURE 12. FALL TIME VS COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 14. GATE CHARGE WAVEFORMS




FIGURE 15. TOTAL SWITCHING LOSS vs CASE TEMPERATURE




FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE




FIGURE 17. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 18. COLLECTOR TO EMITTER ON-STATE VOLTAGE VS GATE TO EMITTER VOLTAGE




FIGURE 19. DIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 20. REVERSE RECOVERY TIMES vs DIODE FORWARD CURRENT




FIGURE 21. REVERSE RECOVERY TIMES VS RATE OF CHANGE OF CURRENT




FIGURE 23. REVERSE RECOVERY SOFTNESS FACTOR vs RATE OF CHANGE OF CURRENT




FIGURE 22. STORED CHARGE VS RATE OF CHANGE OF CURRENT




FIGURE 24. MAXIMUM REVERSE RECOVERY CURRENT vs RATE OF CHANGE OF CURRENT




FIGURE 25. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

#### Test Circuit and Waveforms




FIGURE 26. INDUCTIVE SWITCHING TEST CIRCUIT

# Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.




FIGURE 27. SWITCHING TEST WAVEFORMS

# Operating Frequency Information


Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$ ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 27. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{LIM}$ .

 $f_{MAX2}$  is defined by  $f_{MAX2}=(P_D-P_C)/(E_{OFF}+E_{ON2}).$  The allowable dissipation  $(P_D)$  is defined by  $P_D=(T_{JM}-T_C)/R_{\theta JC}.$  The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 3) and the conduction losses  $(P_C)$  are approximated by  $P_C=(V_{CE}\times I_{CE})/2.$ 

 $E_{ON2}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 27.  $E_{ON2}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero ( $I_{CF} = 0$ ).

**TO-247**3 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE




	INCHES		MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.180	0.190	4.58	4.82	-
b	0.046	0.051	1.17	1.29	2, 3
b <sub>1</sub>	0.060	0.070	1.53	1.77	1, 2
b <sub>2</sub>	0.095	0.105	2.42	2.66	1, 2
С	0.020	0.026	0.51	0.66	1, 2, 3
D	0.800	0.820	20.32	20.82	-
Е	0.605	0.625	15.37	15.87	-
е	0.219 TYP		5.56 TYP		4
e <sub>1</sub>	0.438	BSC	11.12 BSC		4
J <sub>1</sub>	0.090	0.105	2.29	2.66	5
L	0.620	0.640	15.75	16.25	-
L <sub>1</sub>	0.145	0.155	3.69	3.93	1
ØP	0.138	0.144	3.51	3.65	-
Q	0.210	0.220	5.34	5.58	-
ØR	0.195	0.205	4.96	5.20	-
ØS	0.260	0.270	6.61	6.85	-

#### NOTES:

- 1. Lead dimension and finish uncontrolled in  $L_1$ .
- 2. Lead dimension (without solder).
- 3. Add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

# TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE




MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

	INCHES		MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4, 5
b <sub>2</sub>	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
Е	0.395	0.405	10.04	10.28	-
е	0.100	TYP	2.54 TYP		7
e <sub>1</sub>	0.200	BSC	5.08	BSC	7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4, 6
L <sub>2</sub>	0.050	0.070	1.27	1.77	3
L <sub>3</sub>	0.315	-	8.01	-	2


#### NOTES:

- 1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
- L<sub>3</sub> and b<sub>2</sub> dimensions established a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled in this area.
- 4. Dimension (without solder).
- 5. Add typically 0.002 inches (0.05mm) for solder plating.
- 6. L<sub>1</sub> is the terminal length for soldering.
  7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 10 dated 5-99.



## TO-220AB

#### 3 LEAD JEDEC TO-220AB PLASTIC PACKAGE



	INCHES		MILLIM	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3
С	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D <sub>1</sub>	-	0.160	-	4.06	-
Е	0.395	0.410	10.04	10.41	-
E <sub>1</sub>	-	0.030	-	0.76	-
е	0.100	TYP	2.54 TYP		5
e <sub>1</sub>	0.200	BSC	5.08 BSC		5
H <sub>1</sub>	0.235	0.255	5.97	6.47	-
J <sub>1</sub>	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

#### NOTES:

- These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- 2. Lead dimension and finish uncontrolled in  $L_1$ .
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 2 dated 7-97.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST <sup>®</sup> FASTr <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup>	PACMAN <sup>TM</sup> POP <sup>TM</sup> PowerTrench ® QFET <sup>TM</sup> QS <sup>TM</sup> QT Optoelectronics <sup>TM</sup> Quiet Series <sup>TM</sup>	SuperSOT <sup>TM</sup> -3 SuperSOT <sup>TM</sup> -6 SuperSOT <sup>TM</sup> -8 SyncFET <sup>TM</sup> TinyLogic <sup>TM</sup> UHC <sup>TM</sup> UltraFET <sup>®</sup>
LittleFET <sup>TM</sup> MicroFET <sup>TM</sup> MICROWIRE <sup>TM</sup>	Quiet Series <sup>TM</sup> SILENT SWITCHER ® SMART START <sup>TM</sup>	UltraFET® VCX™
	FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™	FASTr <sup>TM</sup> POP <sup>TM</sup> GlobalOptoisolator <sup>TM</sup> PowerTrench ® GTO <sup>TM</sup> QFET <sup>TM</sup> HiSeC <sup>TM</sup> QS <sup>TM</sup> ISOPLANAR <sup>TM</sup> QT Optoelectronics <sup>TM</sup> LittleFET <sup>TM</sup> Quiet Series <sup>TM</sup> MicroFET <sup>TM</sup> SILENT SWITCHER ®

FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Stealth<sup>TM</sup>

FINITE OPTOPLANAR<sup>TM</sup> Stealth<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.