

# APPLICATION NOTE

May 1992

Order Number: 241261-001

# Cache and Memory Design Considerations for the Intel486<sup>TM</sup> DX2 Microprocessor

TAUFIK T. MA
INTEL TECHNICAL MARKETING

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

376, Above, ActionMedia, BITBUS, Code Builder, DeskWare, Digital Studio, DVI, EtherExpress, ETOX, ExCA, FaxBACK, Grand Challenge, i, i287, i386, i387, i486, i487, i750, i860, i960, ICE, iLBX, Inboard, Intel, Intel287, Intel386, Intel387, Intel486, Intel487, intel inside., Intellec, iPSC, iRMX, iSBC, iSBX, iWarp, LANPrint, LANSelect, LANShell, LANSight, LANSpace, LANSpool, MAPNET, Matched, MCS, Media Mail, NetPort, NetSentry, OpenNET, PRO750, ProSolver, READY-LAN, Reference Point, RMX/80, SatisFAXtion, Snapln 386, Storage Broker, SugarCube, The Computer Inside., TokenExpress, Visual Edge, and WYPIWYF.

MDS is an ordering code only and is not used as a product name or trademark. MDS is a registered trademark of Mohawk Data Sciences Corporation.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

# Cache and Memory Design Considerations for the Intel486™ DX2 Microprocessor

CONTENTS	PAGE	CONTENTS	PAGE
1.0 INTRODUCTION	1	3.3 Memory Read Performance Considerations	16
2.0 THE HIGH-PERFORMANCE Intel486™ DX2		3.4 Memory Write Performance Considerations	17
MICROPROCESSOR	1	3.5 Viability of Intel486 DX2 Sys	tem
2.1 Internal Cache Hit Rates	2	without an External Cache	24
2.2 Bus Cycle Mix		4.0 CACHE DESIGN OPTIMIZATI	<b>ON</b> 24
2.3 Bus Utilization	4	4.1 Overall Effect of an External	Cache
2.4 Profiles of Some Applications	<b>3</b> 5	on CPU Performance	
2.5 Wait States Explained	6	4.2 Effect of Cache Size and	
2.5.1 The Ideal Zero Wait Sta	te	Associativity	
Memory System	6	4.3 Improving the Performance	of a
2.5.2 Adding Wait States	7	Write-Through Cache	
2.5.3 Wait States and CPU St	alls 12	4.3.1 Memory Write Pipelinin	_
2.5.3.1 Delay Till First Rea	dv of a	4.3.2 External Write Buffers	28
Read		4.3.3 Performance with an Ex	
2.5.3.2 Wait states on Burs	sts 12	Write-Through Cache	
2.5.3.3 Write Wait States	13	4.4 Write-Back Caches	31
		4.4.1 Main Memory Controlle	r
3.0 MEMORY DESIGN	4.4	Considerations	
OPTIMIZATION		4.4.2 Write-Back Cycle	31
3.1 Page Mode DRAM	15	5.0 CONCLUSION	22
3.2 Interleaving	15	3.0 CONCLUSION	

CONTEN	ITS	PAGE	CONTEN	ITS	PAGE
FIGURES			Figure 2.14	Intel486 DX CPU Performance Degradation as	S
Figure 2.1	The 66MHz Intel486 DX2 CPU Internal Architecture .	1		Wait States are Added - for the Turbo C Application Trace (DOS)	11
Figure 2.2	The Intel486 DX2 Microprocessor is More Sensitive to Memory Latence than its Prodessor		•	A Zero-Wait State Write for the Intel486 DX2 CPU	
Figure 2.3	There will be a Range of L1 Hit Rates for Different Applications/Operating Systems (%)		•	The Intel486 DX2 CPU's Write Buffers are More Heavily Used than the Intel486 DX CPU's	
Figure 2.4	The Effect of L1 Cache Hits on the External Bus Cycle Mix for an Integer SPEC		-	Reads Stalled as a Result of a Write Already In Progress	14
Figure 2.5	Benchmark Definition of Bus		Figure 3.1	DX2 CPU-Based Systems Considered	
Figure 2.6	Utilization  Memory Performance Notation		Figure 3.2	A Page Mode Burst Read (Page Hit on Lead-Off Cycle)	15
Figure 2.7	Intel486 DX2 CPU Performance Degradation a Wait States are Added - for	S	Figure 3.3	Burst Read Cycle from a Paged-Interleaved Memory System	
Figure 2.8	the SPEC1 Application Trac (UNIX)	8	Figure 3.4	Total Intel486 DX2 CPU Execution Time versus Memory Read Performance for SPEC1 (UNIX)	
	Wait States are Added - for the SPEC1 Application Trac (UNIX)	е	Figure 3.5	Total Intel486 DX2 CPU Execution Time versus Memory Read Performance	
Figure 2.9	Intel486 DX2 CPU Performance Degradation a Wait States are Added - for the GCC Application Trace (UNIX)		Figure 3.6	for Pagemaker (Windows) Total Intel486 DX2 CPU Execution Time versus Memory Read Performance for Turbo C (DOS)	17
Figure 2.10	Intel486 DX CPU Performance Degradation a Wait States are Added - for	S	Figure 3.7	Page Mode DRAM Allow for Fast Back-to-back Writes	
	the GCC Application Trace (UNIX)	9	Figure 3.8	Adding One Write Buffer to the Memory System	18
Figure 2.11	Intel486 DX2 CPU Performance Degradation a	s	Figure 3.9	Pipelining the Writes to Memory	
	Wait States are Added - for the Pagemaker Application Trace (Windows)	10	Figure 3.10	A Data Latch is Required for Write Buffering or Pipelining	
Figure 2.12	Intel486 DX CPU Performance Degradation a Wait States are Added - for the Pagemaker Application		·	Total Execution Time versus Write Performance- for SPEC1 (UNIX)	20
Figure 2.13	Trace (Windows)	S	rigure 3.12	Total Execution Time versus Write Performance - for Pagemaker (Windows)	

CONTEN	NTS	PAGE	CONTENTS	PAGE
Figure 3.13	Total Execution Time versu Write Performance - for Turbo C (DOS)		<b>TABLES</b> Table 2.1 Bus Profiles of Ul	NIX
Figure 3.14	Adding Write Buffers Does Not Improve Stalls Because	9	Applications with State Memory Sy	a Zero Wait- stem5
Figure 4.1	of Reads on Busy Writes  Different Cache Architectur  Discussed	es	Table 2.2 Bus Profiles of W Applications with State Memory Sy	
Figure 4.2	Adding an External Cache Decreases Execution Time for SPEC1 (UNIX)		Table 2.3 Bus Profiles of Do Applications with State Memory Sy	
Figure 4.3	Adding an External Cache Decreases Execution Time for Pagemaker (Windows)	_	Table 2.4 Number of Intern (millions) Needed Application Trace	
Figure 4.4	Adding an External Cache Decreases Execution Time	-		7
Figure 4.5	for Turbo C (DOS)  Total Execution Time for th		Table 2.6 CPU Performance Execution Time	e versus Total 7
riguio 4.5	Intel486 DX2 CPU as a Function of Cache Size and Associativity - for SPEC1	t	Table 2.7 Percentage of To Time Stalled und Different Write St	er the Three all
Figure 4.6	L2 Read Hit Rate as a Function of Cache Size and	d	Table 3.1 Page Hit Ratios	
Fig 4.7	Associativity (UNIX)	27	Table 3.2 Memory Systems	used for the
Figure 4.7	Adding External Write Buffe to an External Cache Reduces Execution Time		Table 3.3 Memory Systems	n Test
Figure 4.8	A Hierarchy of Caches and Write Buffers	30	Table 3.4 Stall Statistics for Buffers for the SF	the Write
Figure 4.9	Improving the Write	ita	Trace	22
	Performance Benefits a Wr Through Cache - for SPEC1			est26
Figure 4.10	Different Architectures will Effect CPU Performance w		Table 4.2 Memory Systems Write-Through Ca	Used for ache Test 30
Figure 4.44	a Write-Back Cache		Table 4.3 Page Hit Ratios for Back Cache - for	or a Write- SPEC1 31
Figure 4.11	Different Implementations of the Write-Back Cycle		Table 4.4 Memory Systems	used for
Figure 4.12	Intel486 DX2 CPU Total Execution Time with Difference Cache Size, Associativity, Memory Speed and Write-Back Method - for SPEC1	ent 33	vvrite-Back Gach	e Test 33



#### 1.0 INTRODUCTION

This section discusses CPU performance optimization techniques for the Intel486<sup>TM</sup> DX2 microprocessor. The reader should be familiar with the Intel486<sup>TM</sup> DX microprocessor as well as knowledgeable about memory systems and cache architectures. For further reference, the reader is directed to the following documents and application notes (corresponding Intel order number is shown in parentheses):

- Intel486<sup>TM</sup> DX2 Microprocessor Data Book (241245-001)
- Intel486<sup>TM</sup> DX Microprocessor Data Book (240440-004)
- Intel486<sup>TM</sup> DX Microprocessor Hardware Reference Manual (240552-001)
- Cache Tutorial 1991 (296543-002)
- AP447: A Memory Subsystem for the Intel486<sup>TM</sup>
  Family of Microprocessors including Second Level
  Cache (240799-002)
- 485TurboCache Module Intel486TM DX Microprocessor Cache Upgrade (240722-002)

# 2.0 The High-Performance Intel486<sup>TM</sup> DX2 Microprocessor

The Intel486 DX2 Microprocessor is functionally equivalent to the now-familiar Intel486<sup>TM</sup> DX Microprocessor. However, the Intel486 DX2 CPU's internal core runs at twice the frequency of its external bus. This architecture enables a very high level of performance while, at the same time, maintaining straightforward system design.

The Intel486 DX2 CPU is partitioned such that the cache and write buffers operate at the full core speed as illustrated in Figure 2.1. As such, the processor is only slowed to the external bus speed on cache misses and when the write-buffers are full. The Intel486 DX2 CPU's external bus interface is identical to its predecessor, i.e. all system cycles emanating from the CPU look exactly as if they would from the Intel486 DX CPU. The Intel486 DX2 microprocessor includes additional features such as JTAG boundary scan and power-down capability that are not covered in this section.




Figure 2.1. The 66MHz Intel486™ DX2 CPU Internal Architecture

MS-DOS, Windows, Word, Excel and Flight Simulator are trademarks of Microsoft Corporation. UNIX is a trademark of UNIX System Laboratories. Lotus, 123 are trademarks of Lotus Development Corporation. Turbo C is a trademark of Borland International. AutoCAD is a trademark of AutoDesk, Inc.

Performance optimization for the Intel486 DX2 CPU is subtly different than for the Intel486 DX CPU due to the difference in the internal architecture. This is evident if you consider that external memory latencies now affect the full speed core by twice as many CPU clocks (refer to Figure 2.2). In other words, the memory system should really be designed to satisfy the data throughput demands of a 50/66MHz CPU. The next few sections examine the situation in detail so that educated trade-offs can be made during system design. The discussions will focus on CPU-cache memory performance; I/O performance and other architectural issues are not addressed in this applications note.

In an ideal system, all CPU cycles operate at zero-wait states and the theoretical maximum performance of the CPU is achieved. However, short of spending a lot of money on SRAMs, a real system always falls short of the ideal zero wait-states. There are many cache-memory designs that differ in both architecture and implementation. However, it may be impossible to design a system that performs better than all others across all applications; different applications generate different types of CPU bus activity and the cache-memory system will perform differently in each case. A range of statistical parameters may be used to illustrate this point:

- Internal Cache (L1) Hit Rate
- Number of prefetches
- Number of operand reads
- Number of operand writes
- Bus Utilization (amount of time spent using the CPU bus).

These parameters are examined next and will be useful information for cache-memory design trade-offs.

#### 2.1 Internal Cache Hit Rates

The Intel486 DX2 CPU maintains the same unified code/data, four-way interleaved, 8K-byte internal cache as the Intel486 DX CPU. The internal cache (L1) hit rate is shown in Figure 2.3 for some different operating systems and applications. These hit rates were obtained from instruction traces captured from specific applications. Note that the L1 hit rate for the Intel486 DX2 CPU will be almost identical to that for the Intel486 DX CPU; the 2X-internal frequency does not significantly alter the cache miss statistics.

The DOS applications included Auto Cad, Lotus123, Excel, Turbo C, and Flight Simulator. Lotus123 had the highest hit rate at 99% while Auto Cad was the lowest at 89.6%. The Windows 3.0 results included instructions executed while clipping an image, drawing a dialog box, executing Excel and while executing Pagemaker. The category UNIX-iSPEC refers to applications within the UNIX SPEC benchmark suite that are mostly integer intensive, whereas UNIX-fSPEC refers to those which are floating point intensive. The last category UNIX-TP1 refers to the hit rates typical while running the TP1 transaction processing benchmark.

These results illustrate the different nature of different software on the bus characteristics. Single-threaded DOS applications have a typically higher hit rate compared to the multi-tasking nature of UNIX and Windows benchmarks. The UNIX floating point benchmarks show the lowest hit rates; this is partly due to the large data structures typical of floating point applications that do not fit well into the L1 cache. It is also due to the nature of the operations performed on those data structures; i.e. the application does not exhibit very much temporal or spatial locality.




Figure 2.2. The Intel486™ DX2 Microprocessor is More Sensitive to Memory Latency than Its Predecessor




Figure 2.3. There will be a Range of L1 Hit Rates for Different Applications/Operating Systems

TP1 is a UNIX multiuser multithreaded application with heavy amounts of disk and I/O as well as computation. The L1 cache hit rate is low since it has many active contexts due to multiple requests per user.

High L1 hit rates are typical of many prevalent and commonly used DOS benchmarks - some have hit rates approaching 100%. This is unfortunate since they fail to properly account for the more realistic external cache and memory demands of most DOS and Windows applications. These demands will continue to be true with the advent of newer graphical-user-interface-based multi-tasking operating systems and applications. With these benchmarks, there is a danger of misrepresenting system performance for the Intel486 DX microprocessor. For the Intel486 DX2 microprocessor, this misrepresentation can be even more damaging since L1 cache misses incur a penalty that is twice the number of external clock cycles - since the CPU core

now runs twice as fast internally. In other words, the Intel486 DX2 CPU is twice as sensitive to wait states compared to the Intel486 DX CPU. To properly gauge the external cache and memory performance, more demanding benchmarks (e.g. UNIX SPECmarks) or real application benchmarks should be used.

### 2.2 Bus Cycle Mix

Different applications cause the CPU to generate a different number of reads, writes and instruction prefetches. The reads and prefetches are filtered by the internal L1 cache before reaching the external CPU bus. All writes propagate through to the external bus since the internal cache follows a write-through protocol. This is shown in Figure 2.4 for an instruction trace captured from an integer SPEC benchmark.




Figure 2.4. The Effect of L1 Cache Hits on the External Bus Cycle Mix for an Integer SPEC Benchmark

As with the Intel486 DX CPU, the bus cycle mix for the Intel486 DX2 CPU consists of mostly write cycles. However, the exact ratio of reads to writes is again application dependent. For example, for Lotus123 that has a L1 hit rate of 99%, writes make up 99.5% of external bus cycles.

#### 2.3 Bus Utilization

Bus utilization refers to the amount of time that the CPU spends executing bus cycles for a given application. It is a measure of the amount of bus traffic generated by a particular application on the CPU's external bus. This metric is illustrated in Figure 2.5 where the CPU bus is busy for 75% of the twelve external clock cycles shown.

Bus utilization is dependent on the application and the external cache/memory system. Different applications generate different amounts of bus traffic. For example, some applications may have small data structures that fit easily within the internal cache and therefore smaller amounts of external bus cycles are generated.

The Intel486 DX2 CPU will have a larger percentage of bus utilization for the same application as compared to the Intel486 DX CPU. This is due to the faster CPU core that can now operate twice as fast and that will try to generate twice as many bus cycles in the same amount of time. However, since the external CPU bus remains at a 1X-frequency, it experiences heavy amounts of bus traffic as it trys to keep up with the 2X-internal core. In other words, with faster internal core execution, less time is spent idling on the external bus.

Different external cache/memory systems also affect the bus utilization; faster cache/memory systems allow CPU cycles to complete faster and therefore free up the bus more.




Figure 2.5. Definition of Bus Utilization



### 2.4 Profiles of Some Applications

The Intel486 DX2 CPU bus characteristics of some different applications and operating systems are shown in Tables 2.1 through 2.3. These results are derived from traces captured from the actual applications. These

traces were subsequently used in a CPU-cache-memory simulator to extract the desired information. The results shown here assume an ideal zero wait-state memory system; i.e. all bus cycles complete in zero waitstates.

Table 2.1. Bus Profiles of UNIX Applications with a Zero Wait-State Memory System

UNIX Applications	SPEC1	GCC	UNIXMIX1
Total Number of CPU clocks simulated	12.14M	12.54M	12.44M
Overall L1 hit rate Prefetch hit rate Read hit rate Write hit rate	91.4% 93.6% 93.0% 82.0%	90.5% 91.7% 90.3% 85.7%	94.3% 94.8 94.2% 93.5%
Number of external bus cycles % bus code prefetches % bus data reads % bus data writes	1.12M 14.5% 10.0% 75.5%	0.882M 22.6% 20.0% 57.4%	1.18M 10.2% 8% 81.8%
Bus Utilization	51.6%	46.4%	51.4%

Table 2.2. Bus Profiles of Windows Applications with a Zero Wait-State Memory System

Windows Applications	Word	Excel—Calc	Pagemaker
Total Number of CPU clocks simulated	27.02M	7.39M	30.06M
Overall L1 hit rate Prefetch hit rate Read hit rate Write hit rate	95.2% 96.9% 98.0% 87.7%	78.4% 76.0% 85.7% 69.7%	88.1% 81.8% 95.2% 83.5%
Number of external bus cycles % bus code prefetches % bus data reads % bus data writes	2.43M 4.2% 3.4% 92.4%	0.654M 27.9% 15.1% 57.0%	3.04M 19.3% 6.7% 74%
Bus Utilization	40.9%	60.1%	56.0%

Table 2.3. Bus Profiles of DOS Applications with a Zero Wait-State Memory System

DOS Applications	Excel	Turbo C	Auto Cad
Total Number of CPU clocks simulated	11.1M	13.9M	16.1 <b>M</b>
Overall L1 hit rate	98.2%	95.6%	89.3%
Prefetch hit rate	98.8%	94.2%	87.7%
Read hit rate	97.9%	98.1%	96.5%
Write hit rate	97.4%	93.8%	81.3%
Number of external bus cycles	1.06M	1.18M	1.77M
% bus code prefetches	2.1%	11.2%	11.8%
% bus data reads	3.1%	3.0%	4.0%
% bus data writes	94.8%	85.8%	84.2%
Bus Utilization	41.0%	40.6%	55.5%



The UNIX applications are described as:

- SPEC1: A mixture of integer SPEC benchmark suite programs running concurrently.
- GCC: SPEC benchmark suite GNU C compiler, compiling itself.
- UNIXMIX1: A mixture of UNIX utility programs like awk and grep, running concurrently.

The Microsoft Windows 3.0 applications are described as:

- Word: Microsoft Word for Windows converting a document for import (no VGA activity, includes kernel calls).
- Excel—Calc: Microsoft Excel for Windows running a calculation.
- Pagemaker: Pagemaker for Windows formatting a document (no VGA activity, includes kernel calls)

The three DOS applications shown are described as:

- Excel: Microsoft Excel (DOS version) recalculating a spreadsheet.
- Turbo C: Borland's Turbo C compiler compiling a large C program.
- Auto Cad: Auto Desk's Auto Cad program computing and displaying a drawing (reason for low hit rate)

Note that most DOS applications will typically use the external bus much less than UNIX or Windows applications. On the other hand, heavy duty DOS applications such as Auto Cad will actually exhibit a larger demand for the external bus similar to the demands of UNIX and Windows. Also, recall that the bus utilization numbers shown assume a zero wait-state memory system; more realistic external cache/memory systems with a finite number of wait-states will actually experience a larger percentage of bus utilization. Finally, note that since the L1 hit rate for the DOS applications is high, the external bus mix consists of mostly writes.

### 2.5 Wait States Explained

Now that we have considered the characteristics of L1 hit rates, bus cycle mix and utilization, we can examine the impact that the cache-memory system has on overall Intel486 DX2 CPU performance. To examine these effects, traces were captured from three applications (one from each operating environment) and were used in a CPU-cache-memory simulator to measure the CPU performance under different conditions. The traces used were SPEC1 (UNIX), Pagemaker (Windows) and Turbo C (DOS). The simulator used is an accurate and convenient method of comparing performance by varying different parameters independently. This allows us to develop some heuristic rules to guide system design. Before continuing, the following convention is defined to denote memory performance:




Figure 2.6. Memory Performance Notation

### 2.5.1 THE IDEAL ZERO WAIT STATE MEMORY SYSTEM

As a starting point, the ideal zero-wait-state memory system was characterized for three applications. For I/O cycles, it was assumed that a constant 8 wait-states were required. Since the I/O instructions were a small portion of the instruction traces used, any inaccuracy due to this assumption will be insignificant.



The total execution times reported are as follows:

Table 2.4. Number of Internal Clocks (millions)
Needed to Complete Application Trace

	SPEC1	Pagemaker	Turbo C
Intel486 DX CPU	10.76	26.68	13.34
Intel486 DX2 CPU	12.14	30.06	13.90

As an example, we can now compare the actual time required to complete the applications between a 66MHz Intel486 DX2 CPU and a 33MHz Intel486 DX CPU. The number of clock cycles is multiplied by 15ns for the Intel486 DX2 CPU and by 30ns for the Intel486 DX CPU.

**Table 2.5 Total Execution Time in Seconds** 

	SPEC1	Pagemaker	Turbo C
Intel486 DX CPU	323 ms	800 ms	400 ms
Intel486 DX2 CPU	182 ms	451 ms	209 ms
Performance Increase	+77%	+77%	+91.4%

Note that although the Intel486 DX2 CPU's internal clock rate is twice that of the corresponding Intel486 DX CPU, the relative improvement is less than 100%. This is due to cache miss reads and write cycles that run at the external bus speed. Note that the improvement is much greater for Turbo C which has a lower cache miss rate and low bus utilization.

#### 2.5.2 ADDING WAIT STATES

As wait states are added to the ideal zero wait state memory system, performance degrades. Three memory parameters are of interest in characterizing the memory performance. They are:

- Number of wait states added to the first ready of a read (a.k.a. the lead-off cycle). e.g. One wait-state with zero wait-state burst = 3-1-1-1
- Number of wait states during the remainder of the burst cycle. e.g. a zero wait-state lead-off with a one wait-state burst = 2-2-2-2
- Number of wait states on a write cycle. e.g. a one wait-state write takes three clocks.

To examine the impact of adding wait-states to each of the parameters above, three series of simulations are done where wait states are added to each memory parameter separately while the other memory parameters are held constant:

	∠ero			
	wait-	1 wait-	2 wait-	3 wait-
	states	state	states	states
Lead-off     Coriose	2-1-1-1, 2	3-1-1-1, 2	4-1-1-1, 2	5-1-1-1, 2
Series:				

Burst Series: 2-1-1-1, 2 2-2-2-2, 2 2-3-3-3, 2 2-4-4-4, 2
Write Series: 2-1-1-1, 2 2-1-1-1, 3 2-1-1-1, 4 2-1-1-1, 5...

As the number of wait states increases, the number of clocks needed to complete the application increases (and the CPU performance decreases). This series of measurements is used to separate out the dependency of the CPU performance on the different memory parameters. This information is useful for subsequent external cache/memory design trade-offs.

The number of clocks needed to complete the application relative to the zero wait-state case is referred to as the relative total execution time. This metric will be used in the following graphs instead of the reciprocal of total execution time which would be CPU performance; this is so that any inherent linear relationships between wait-states and execution time can be more easily recognized. To translate the total execution time back to CPU performance, the following table is provided for convenience (100% refers to the zero wait-state case):

Table 2.6. CPU Performance versus Total Execution Time

Total Execution Time	100.00%	110.00%	120.00%	130.00%	140.00%	150.00%	160.00%
CPU Performance	100.00%	90.91%	83.33%	76.92%	71.43%	66.67%	62.50%

Figures 2.7 and 2.8 show the total execution time as wait states are added for the SPEC1 trace described earlier.

As would be expected, as wait states are added, the relative total execution time for the Intel486 DX2 CPU increases faster than the Intel486 DX CPU. (however, note that the absolute total execution time for a Intel486 DX2 CPU will never be greater than a Intel486 DX CPU of the same external bus speed). Also note that the order of importance of the memory parameters

changes between the Intel486 DX and the Intel486 DX2 CPU. For the Intel486 DX CPU, burst performance is the most important, with read-lead-off performance being slightly more important than writes. This conclusion was presented in Chapter 4 of the original Intel486 DX Microprocessor Hardware Reference Manual (Order Number 240552-001). However for the Intel486 DX2 CPU, while burst performance is still the most important, write performance becomes more important than read-lead-off performance.




Figure 2.7. Intel486 DX2 CPU Performance Degradation as Wait States are Added - for the SPEC1 Application Trace (UNIX)




Figure 2.8. Intel486 DX CPU Performance Degradation as Wait States are Added - for the SPEC1 Application Trace (UNIX)



Figures 2.9 and 2.10 show the total execution time as wait states are added for the GCC trace described earlier.

Compared to the results for the SPEC1 application trace, the GCC results with the Intel486 DX2 CPU still

show the burst cycles as being the most sensitive to wait states. However, note that the lead-off cycle is now more important than write cycles. This is due to the small percentage of bus writes (57.4%) while running the GCC application as compared with the SPEC1 trace.




Figure 2.9. Intel486 DX2 CPU Performance Degradation as Wait States are Added - for the GCC Application Trace (UNIX)




Figure 2.10. Intel486 DX CPU Performance Degradation as Wait States are Added - for the GCC Application Trace (UNIX)



The results for the Pagemaker Application under Windows are shown in Figures 2.11 and 2.12.

The same conclusions can be made for the Pagemaker application under Windows as for the SPEC1 results

earlier. Basically, the degradation of the Intel486 DX2 CPU's relative execution time increases faster as wait-states are added as compared to the Intel486 DX CPU.




Figure 2.11. Intel486 DX2 CPU Performance Degradation as Wait States are Added - for the Pagemaker Application Trace (Windows)




Figure 2.12. Intel486 DX CPU Performance Degradation as Wait States are Added - for the Pagemaker Application Trace (Windows)



Finally, the results for the Turbo C application under DOS are shown in Figures 2.13 and 2.14.

The rate of performance degradation for the Intel486 DX2 CPU with the Turbo C application is less than the UNIX and Windows examples. This is due to the lower

external bus utilization of the application. However, the degradation is still about twice what it is for the Intel486 DX CPU. Note that the write importance is about equal to the burst importance in this case. This can be attributed to the greater percentage of writes in the bus cycle mix for this application.




Figure 2.13. Intel486 DX2 CPU Performance Degradation as Wait States are Added - for the Turbo C Application Trace (DOS)




Figure 2.14. Intel486 DX CPU Performance Degradation as Wait States are Added - for the Turbo C Application Trace (DOS)

#### 2.5.3 WAIT STATES AND CPU STALLS

The main reason why the relative performance of the Intel486 DX2 CPU degrades faster than the Intel486 DX CPU is that for every external wait state, two internal clock delays are caused. In fact, a zero wait state cycle on the external bus of the Intel486 DX2 CPU is already a two-wait state cycle as experienced by the 2X-clock internal core as shown in Fig. 2.15. The imaginary 2X-clock versions of the signals ADS# and BRDY# illustrate what the cycle might have looked like if the internal bus frequen cy was equal to the external.

Extending this fact, this means that a one wait-state cycle for the Intel486 DX2 CPU is actually equivalent to a four wait-state cycle for the 2X-clock internal CPU core.

The internal cycle start indication conditions may also have a one internal clock cycle synchronization penalty if it is active in the wrong phase of the external clock (also shown in Figure 2.15).

As the effective number of wait states increases, the CPU will stall program execution differently for each of the three memory parameters described above. The stall conditions for each memory parameter are elaborated below.

#### 2.5.3.1 Delay Till First Ready of a Read

Wait states incurred on the first ready of a external read (the lead-off cycle) affect both data reads and code prefetches. For data reads, the CPU's execution is stalled under most conditions; no other operation can happen in parallel until the first ready of the line fill is received. For code prefetches, execution is stalled if the processor is fetching code as a result of a code branch (therefore flushing the prefetch buffers).

For most applications, the read lead-off delay increases the execution time the least compared to the other parameters. This is because writes cycles usually make up the dominant share of the bus cycles. However, there are exceptions to this case; for example, with the GCC trace, only 57.4% of the bus cycles were writes.

#### 2.5.3.2 Wait states on Bursts

Adding wait states to the burst cycle increases the execution time the most. The burst is usually the result of a cache line fill or a code prefetch. Adding wait states to this parameter ties up the bus for the longest periods of time compared to adding the same number of wait states to the other parameters. As a result, all subsequent external bus requests are stalled as the CPU waits for the burst cycle to complete. These include stalls while the CPU waits to do a read cycle. A longer burst cycle also delays the rate at which the internal write buffers can be emptied since the write buffers must also wait for the external bus to free up. This causes stalls as described below for write cycles.




Figure 2.15. A Zero-Wait State Write for the Intel486™ DX2 CPU

Finally, longer code prefetch bursts will slow down CPU execution if the prefetch was a result of the prefetch queue being flushed. This is especially so if the instruction required extends beyond the first dword of the burst and therefore the CPU must wait for subsequent dwords before execution can start.

#### 2.5.3.3 Write Wait States

There are three conditions under which a longer write cycle will stall CPU execution as additional wait states are added. These conditions are:

- 1. The write buffers are full and cannot accept any more writes.
- 2. A read cannot bypass the write buffers and must wait for them to be flushed.
- 3. A read bypasses the write buffers but must wait for an existing write cycle to complete.

Before these effects are elaborated, it is worthwhile to reexamine the operation of the internal write buffers.

The Intel486 DX2 CPU uses the same four-deep write buffers as the Intel486 DX CPU. The write buffers can accept data writes from the execution core as fast as one per clock. Once a write request is buffered, the internal unit that generated the request is free to continue processing. When all write buffers are full, any subsequent write transfer will stall inside the processor until a write buffer becomes available.

The bus interface unit can re-order pending reads in front of buffered writes. This is done because pending reads can prevent an internal unit from continuing, whereas buffered writes need not have a detrimental effect on processing speed. Writes are propagated to the external bus in the same first-in-first-out order in which they are received from the internal unit. However, a subsequently generated read request (data or instruction) may be reordered in front of buffered writes. As a protection against reading invalid data (reading stale data from a location in main memory when the location has been modified in the write buffers), this reordering of reads will only occur if all buffered writes are internal cache hits. Because an external read will only be generated for a cache miss, and will only be reordered in from of buffered writes if all such writes are internal cache hits, any read generated on the external bus will never read a location that is about to be written by a buffered write.

This reordering can only happen once for a given set of buffered writes, because the data returned by the read cycle could otherwise replace data about to be written from the write buffers.

The first condition that causes CPU stalls is when the write buffer is full. Write wait states decrease the rate

at which the write buffer can be emptied. Since the Intel486 DX2 runs at a 2X-internal frequency, the likelihood of filling up the write buffers increases when compared to the Intel486 DX CPU as shown in Figure 2.16.




Figure 2.16. The Intel486 DX2 CPU's Write Buffers are More Heavily Used than the Intel486 DX CPU's

The second situation that degrades performance is during reads which cannot bypass the write buffers - either because the buffered writes were cache misses or because a read reordering had already occurred. These reads will be stalled until the write buffers are emptied. The more wait states required for writes on the external bus, the longer these stalls will last.

Finally, reads which can bypass the write buffers may be stalled by a write already in progress on the external bus. This condition is illustrated in Fig 2.17 for both the Intel486 DX and Intel486 DX2 CPUs. Note that for this example, although both the Intel486 DX2 and Intel486 DX CPUs take the same amount of time to complete the instruction stream, the Intel486 DX2 CPU is stalled longer (waiting for the write to complete) relative to its own internal 2X clock.

Out of the three conditions described above, stalls on write buffers full and stalls because of reads on busy writes dominate the increase in execution time as wait states are added to write cycles as shown in Table 2.7 for the SPEC1 trace. (The results shown in Figure 2.7 assume that the read and burst cycles complete in zero wait-states). These effects will be discussed again later when the addition of external write buffers is considered.




Figure 2.17. Reads Stalled as a Result of a Write Already In Progress

Table 2.7 Percentage of Total Execution
Time Stalled under the Three Different
Write Stall Conditions

	Intel486 DX CPU			Intel486 DX2 CPU		
Write wait states	0	1	2	0	1	2
Stalls on write buffers full	0.0%	0.1%	0.6%	1.0%	3.1%	6.5%
Reads cannot overtake writes	0.1%	0.1%	0.3%	0.3%	0.5%	0.5%
Stalls because of reads on busy writes	0.6%	1.3%	2.2%	2.4%	4.8%	7.5%

### 3.0 Memory Design Optimization

Some Intel486 DX2 CPU-based designs will include a memory system without an external cache. This section covers the design of such a cacheless memory system. Different memory architectures are discussed and the benefits of improving write performance through the addition of external write buffes will also be considered (see Figure 3.1).

Main memory performance will be important for external cache-based designs also, especially for applications with low external cache hit rates. It is recommended that the performance impacts of design choices in a cacheless memory design are understood even if you have already specified an external cache in your design.




Figure 3.1 The Two Cacheless Intel486 DX2 CPU-Based Systems Considered

As discussed in the previous sections, the Intel486 DX2 Microprocessor requires a fast memory system for optimum performance. Memory systems that may have been adequate for Intel486 DX CPU designs running DOS applications may be suboptimal for the Intel486 DX2 CPU, especially running today's more demanding operating systems and applications.

Main memory page-mode operation and interleaving techniques are important for Intel486 DX2 CPU performance. These are commonly used in existing, well-designed Intel486 DX CPU memory systems. However, some systems still use non-interleaved memory designs borrowed from Intel386 DX systems. These will be less than optimal for a high performance Intel486 DX2 CPU workstations design.



### 3.1 Page Mode DRAM

Page-mode main memory controllers can be implemented in several fashions. Typical memory systems utilize paging for all accesses - during the beginning of a read, during read bursts and during write cycles; i.e. the RAS# line is held active after all accesses and only returned inactive during a page miss. Alternatively, paging may be used only for the burst portion of a read cycle; the RAS# line always returns inactive after the read or write cycle has been completed. This method is more commonly used in conjunction with a write-back external cache as discussed in Section 4.4.

For read burst cycles, the 16-byte linefill of data or code will always lie within a DRAM page, thereby allowing the data or code to be strobed out of memory with a series of back-to-back CAS# pulses. Paging allows for a much faster burst cycle compared to the case where a full RAS#-CAS# cycle is required for each dword. A page mode burst read access to a single bank of memory is shown in Fig. 3.2.

A paged memory system also allows for faster back-to-back write cycles. As was true for the Intel486 DX CPU, the Intel486 DX2 CPU generates writes in strings of two, about 60%-70% of the time, and writes in strings of three about 40%-50% of the time. This bus characteristic accounts for a large page hit rate for writes; therefore, it is faster to perform the back-to-back write cycles in a fast page mode rather than performing a full RAS#-CAS# cycle for each write.

At this point, it is worthwhile to examine the page hit/miss ratio for the three applications considered in the previous section. These results are shown in Table 3.1 and assume no external cache and a page size of 8192 bytes.

**Table 3.1 Page Hit Ratios** 

	SPEC1	Pagemaker	Turbo C
Read Page Hit	31.2%	26.4%	25.4%
Read Page Miss	68.8%	73.2%	74.6%
Write Page Hit	65.5%	68.8%	68.9%
Write Page Miss	34.5%	31.2%	31.1%

Note the low page hit ratio for CPU reads. This is due to the internal cache of the Intel486 DX2 CPU that filters read requests and tends to make the cache miss reads more randomly distributed throughout main memory.

### 3.2 Interleaving

Interleaving involves the use of more than one bank of memory; different banks are controlled separately. As an access is occurring, the other banks are being readied for the next access. Interleaving can be implemented in several ways. Horizontally interleaved banks generate accesses for consecutive locations in memory. For example, one bank can be designated as an odd dword and another for the even dword. Vertically interleaved banks separate large contiguous regions of memory between banks; i.e. multiple DRAM pages are open. Memory controllers often combine both methods.

Horizontal interleaving can be combined with paging to generate very quick burst reads. Two 32-bit banks can generate a zero wait-state burst as detailed in the Intel Applications Note AP447 "A Memory Subsystem for the Intel486<sup>TM</sup> DX Family of Microprocessors including Second Level Cache." Fig. 3.3 illustrates a burst read cycle from a paged-interleaved memory system. The signals CAS0# and CAS1# drive each of the two 32-bit banks of memory in this example.




Figure 3.2. A Page Mode Burst Read (Page Hit on Lead-Off Cycle)




Figure 3.3. Burst Read Cycle from a Paged-Interleaved Memory System

Some implementations of a two-bank interleaved memory may be limited to a 1-2-1 burst cycle for the last three dwords. This is mainly limited by the amount of time it takes to invert the A3 address line between the second and third dwords.

# 3.3 Memory Read Performance Considerations

Seven memory systems with different read performance parameters are examined; write performance is kept constant during these simulations. The memory parameters are as follows:

Systems A through D represent the performance of some typical page mode memory controllers while the performance of systems E through G would require a paged-interleaved memory controller.

Table 3.2. Memory Systems used for the No-Cache System Test

	Read Page Hit	Read Page Miss	Write Page Hit	Write Page Miss
System A	4-3-3-3	8-3-3-3	3	6
System B	4-2-2-2	8-2-2-2	3	6
System C	4-2-2-2	7-2-2-2	3	6
System D	3-2-2-2	8-2-2-2	3	6
System E	3-1-2-1	7-1-2-1	3	6
System F	3-1-2-1	6-1-2-1	3	6
System G	3-1-1-1	6-1-1-1	3	6

The results for the Intel486 DX2 CPU with these memory systems is shown in Figure 3.4 through Figure 3.6 for the SPEC1, Pagemaker and Turbo C traces used previously. The graphs show the total execution time relative to the ideal zero-wait state memory system.




Figure 3.4. Total Intel486 DX2 CPU Execution Time versus Memory Read Performance - for SPEC1 (UNIX)




Figure 3.5. Total Intel486 DX2 CPU Execution Time versus Memory Read Performance - for Pagemaker (Windows)




Figure 3.6. Total Intel486 DX2 CPU Execution Time versus Memory Read Performance - for Turbo C (DOS)

The interesting points to note here are:

- As expected, the DOS application suffers the least from slow memory performance.
- Burst performance is very important. Note the improvement from system A to B, system D to E and even from system F to G (where one clock was removed from the third burst).
- Since the read page hit ratio is lower than 50%, improving the read page miss lead-off cycle is more important than the read page hit lead-off cycle. Note the improvement from system B to C versus the improvement from system B to D.

## 3.4 Memory Write Performance Considerations

There are several methods of improving the write performance of the memory system. These methods are first described; the benefits of the different methods are discussed later.

The most common method for improving write performance is to employ page mode accesses to DRAM. As shown in Table 3.1, the page hit ratios for write cycles favor the use of page mode accesses. An example of a DRAM write cycle is shown in Fig. 3.7. On page hits, back-to-back three clock write cycles can be maintained. A page miss write would of course take an additional number of clocks to allow for the RAS# precharge time.




Figure 3.7. Page Mode DRAM Allow for Fast Back-to-back Writes

Memory write performance can be improved further by two related methods: write buffering and pipelining. If one external write buffer is added to the memory system shown in Fig. 3.7, the write cycles in Fig. 3.8 may be observed:

In the example shown, the one level of write buffering allows the first ready signal to be returned one clock earlier. The first write cycle finishes in two clocks (zero wait states); however, if the CPU puts out many back-to-back writes (as is typical), the memory system will still be limited to a throughput of three clock writes subsequent to the first write cycle. If the CPU write is not followed immediately by any bus traffic, the one write buffer does relieve the CPU quickly, especially if the write was a page miss.

More than one level of write buffering is sometimes employed. This would allow multiple writes to be accepted at zero wait states before wait states of the main memory system affect the CPU bus. To get the maximum benefit from multiple write buffering, CPU reads that occur when there are more than one writes pending in the external write buffers should be allowed to bypass the writes and be executed as soon as the existing memory write is complete. This is similar or course to the internal write buffers of the Intel486 CPU. If the read cycle's address corresponds to an address already in the write buffers, the read must wait until the corresponding write completes so that the read does not fetch stale data from memory. In other words, care must be taken to ensure data consistency when using external write buffers.

Write pipelining extends the use of buffering by overlapping the memory controller operations during the write cycle. An example is shown in Fig. 3.9 below. The data phase of the last write cycle (CAS# pulse) is overlapped in time with the address phase of the next memory write cycle (Page hit/miss decoding, etc.).




Figure 3.8. Adding One Write Buffer to the Memory System




Figure 3.9. Pipelining the Writes to Memory

With pipelining, it is possible to achieve a throughput of many two-clock back-to-back page hit writes. (An example of write pipelining can be found in Intel Applications Note AP447) Note that pipelining may affect a subsequent read cycle; if the CPU read occurs immediately after the write, the beginning of the read will be delayed until the DRAM write cycle has completed. This is especially true for page miss writes where the write may take several clocks to complete. Note also that pipelined memory write systems can be combined with write buffering; this helps for the case where many back-to-back page miss writes occur.

Note that both write buffering and/or pipelining require a data path device between the CPU and main memory (see Fig. 3.10). This is needed to capture the data from the CPU before RDY# or BRDY# is returned, after which point the data will become invalid.




Figure 3.10. A Data Latch is Required for Write Buffering or Pipelining

To understand the performance benefits of the various methods described, systems B and F from the earlier simulations for read performance are repeated with different write performance parameters (refer to Table 3.3). Systems B and F were chosen as typical representations of paged and paged-interleaved memory controllers respectively.

Table 3.3. Memory Systems with	Different Write Performances
--------------------------------	------------------------------

	Read Pg Hit	Read Pg Miss	Write Pg Hit	Write Pg Miss	Write Method
System B1	4-2-2-2	8-2-2-2	3	6	Normal
System B2	4-2-2-2	8-2-2-2	3	6	One buffer
System B3	4-2-2-2	8-2-2-2	2	6	Pipelined
System B4	4-2-2-2	8-2-2-2	2	5	Pipelined
System B5	4-2-2-2	8-2-2-2	2	5	Pipelined with two buffers
System B6	4-2-2-2	8-2-2-2	2	5	Pipelined with four buffers
System F1	3-1-2-1	6-1-2-1	3	6	Normal
System F2	3-1-2-1	6-1-2-1	3	6	One buffer
System F3	3-1-2-1	6-1-2-1	2	6	Pipelined
System F4	3-1-2-1	6-1-2-1	2	5	Pipelined
System F5	3-1-2-1	6-1-2-1	2	5	Pipelined with two buffers
System F6	3-1-2-1	6-1-2-1	2	5	Pipelined with four buffers

The memory systems above were simulated again for the Intel486 DX2 CPU with the three applications. The results are shown in Fig. 3.11 through Fig. 3.13 below:




Figure 3.11. Total Execution Time versus Write Performance- for SPEC1 (UNIX)




Figure 3.12. Total Execution Time versus Write Performance - for Pagemaker (Windows)




Figure 3.13. Total Execution Time versus Write Performance - for Turbo C (DOS)



From the results shown, the following significantly improved CPU performance:

- Reducing the number of clocks for page hit writes (system B2 to B3 and F2 to F3)
- Reducing the number of clocks for page miss writes (system B3 to B4 and F3 to F4)

The following caused marginal improvement in the execution time:

- Adding one level of buffering (from memory systems B1 to B2 and F1 to F2)
- Adding more than two write buffers (from B4 to B5 to B6 and F4 to F5 to F6) resulting in only a 1-2% improvement.

These results may be somewhat surprising considering the earlier graph showing performance degradation as the number of write wait states increases (Fig. 3.7). One would expect that adding write buffers would compensate for the slower memory write system more than they do. In order to understand the results, consider the statistics in Table 3.4 for processor execution stalls as a result of write activity as described in Section 2.5.3. The statistics are shown for the SPEC1 trace.

Note that the Stalls Because of Reads On Busy Writes dominates the increase in execution time for memory system F1 compared to the zero wait state case. Adding one write buffer (from system F1 to F2) - in an attempt to improve performance - decreases the percentage of stalls on a full write buffer from 5.3% to 4.5%. However, while the number of Stalls Because of Reads on Busy Writes did decrease, the wait states were simply transferred to stalls while waiting for the first ready of a read and no net imp rovement is observed. One example of this situation is illustrated in Fig. 3.14.

Table 3.4. Stall Statistics for the Write Buffers for the SPEC1 (UNIX) Trace

	Percentage of Total Execution Time Stalled:				
	On Write Because of re Buffers Full on Busy Writ		Because a Read Cannot Waiting for Overtake a First Ready Write		
Zero Wait State Case	1.0%	2.4%	0.3%	8.8%	
Memory System F1	5.3%	8.0%	0.5%	17.1%	
System F1 plus one write buffer	4.5%	4.9%	0.4%	20.9%	




Figure 3.14. Adding Write Buffers Does Not Improve Stalls Because of Reads on Busy Writes

In the example shown, without external memory write buffers, the cache miss read shown stalls for four clock cycles while waiting for the write cycle to complete. With memory write buffers, the CPU need not wait to start the read cycle since the write completed in zero wait states. However, since main memory is still occupied with the original write cycle, the read is still delayed externally while the write completes. The net effect is that the read-stalls because of write traffic does not decrease; the write traffic has simply been transferred from the CPU bus to the memory bus where it has to contend with the next read cycle.

Note that there will be instances where the addition of external write buffers to a cacheless memory system does benefit a sequence of bus cycles. This would be the case for applications with very low external read traffic and large amounts of write traffic. In this case, the write buffers do benefit the heavy write traffic while the reads on busy writes will be a lower percentage of total stalls.

## 3.5 Viability of Intel486 DX2 System without an External Cache

As shown in this section, the CPU performance of a cacheless, main-memory-only Intel486 DX2 CPU based system will range from good to fair depending on the application. The correct cost-performance point will dictate the viability of such a product. For the Windows and UNIX applications tested, with a good memory design, the Intel486 DX2 CPU will get to

about 120% of the execution time of the ideal zero wait state case with the examples shown. The reciprocal of total execution time is CPU performance; which works out to 83% of maximum in this case. Of course, other system design factors will come into play, such as refresh requirements, other bus master memory requirements, etc.

More exotic memory architectures may improve the performance of the cacheless Intel486 DX2 CPU system design over what has been discussed here. However, the next section will address the more straightforward method of increasing CPU performance further: adding an external cache.

### 4.0 CACHE DESIGN OPTIMIZATION

An external cache will supplement the on-chip 8K cache of the Intel486 DX2 CPU. The requirement for an external cache is more important for the Intel486 DX2 CPU than it was for the Intel486 DX CPU for all the reasons discussed in the previous sections.

Many cache architectures have been implemented with the Intel486 DX CPU. Caches differ depending on their size, associativity, serial vs. parallel implementations, write-through vs. write-back policies, etc. This section will focus on optimizing the performance of a uniprocessing system, i.e. the CPU is the major consumer of main memory bandwidth. The architectures discussed are shown in Figure 4.1.




Figure 4.1. Different Cache Architectures Discussed



## 4.1 Overall Effect of an External Cache on CPU Performance

The same memory systems tested in the previous section are tested again with a 128K 2-way associative write-through parallel cache. This will yield the improvement achieved by the decrease in the effective number of read and burst wait states. The results are

shown in Figures 4.2 through 4.4 for the three applications tested earlier.

The addition of an external write-through cache reduces the performance degradation caused by main-memory wait states for the lead-off cycle of a read and for wait states during the remainder of a burst. The impact of these wait states was discussed in Section 2.5.3.




Figure 4.2. Adding an External Cache Decreases Execution Time - for SPEC1 (UNIX)




Figure 4.3. Adding an External Cache Decreases Execution Time - for Pagemaker (Windows)






Figure 4.4. Adding an External Cache Decreases Execution Time - for Turbo C (DOS)

For the UNIX and Windows applications, the addition of the external cache improved the execution time by 15%-35% depending on the memory design. The cache used in this case - a 128K two-way set associative cache - does an excellent job of buffering the CPU performance from the memory system performance. However, note that even with the external cache, the execution time is still 12%-18% above the zero wait state case for these two applications. This is due to the write performance of the memory system s ince the cache policy in this example is write-through. Further improvement on the write performance is investigated later in this section.

For the DOS application, the addition of the cache brings the performance of the Intel486 DX2 within 5% of the ideal zero wait state case. This is of course due to the lower miss rate of the CPU's internal cache and the application's low bus utilization.

# 4.2 Effect of Cache Size and Associativity

A 128K two-way-associative, write-through, parallel, external cache was used in the previous section. As the size and associativity of the cache are varied, the CPU performance varies. This is shown in Fig 4.5 for the memory systems B and F as used earlier (see Table 4.1). Both one-way (direct mapped) and two-way set associative caches are tested with the SPEC1 application trace.

Table 4.1. Memory Systems for the Write-Through Cache Test

	Read Page Hit	Read Page Miss	Write Page Hit	Write Page Miss
System B	4-2-2-2	8-2-2-2	3	6
System F	3-1-2-1	6-1-2-1	3	6




Figure 4.5. Total Execution Time for the Intel486 DX2 CPU as a Function of Cache Size and Associativity - for SPEC1

Fig 4.6 illustrates the external cache hit rates for CPU read cycles. The hit rates are directly related to the total execution time; higher hit rates result in shorter execution times.




Figure 4.6. L2 Read Hit Rate as a Function of Cache Size and Associativity (UNIX)



# 4.3 Improving the Performance of a Write-Through Cache

With a write-through cache, good memory write performance is necessary to achieve the best possible performance with the Intel486 DX2 microprocessor. All of the methods for improving the write performance for a cacheless system, discussed in section 3.4, also apply for the write-through cache-based system.

#### 4.3.1 MEMORY WRITE PIPELINING

The previous results for a write-through cache assumed a non-pipelined memory system with a page-hit write performance of three clocks and a page-miss performance of six. The most effective method of increasing the memory write performance further is the use of memory write pipelining. The write performance can be improved so that continuous back-to-back page-hit write cycles can complete in zero wait-states. Pipelining can also reduce the number clocks required for a page-miss write cycle. As the write performance improves using this technique, the write-through cache system can come close to that of the ideal zero wait state system. These results are shown in Section 4.3.3 to follow.

#### 4.3.2 EXTERNAL WRITE BUFFERS

Adding one or more write buffers to a external writethrough cache-based system improves performance by a larger amount compared to the cacheless case. Figure 4.7 illustrates why.

The addition of external write buffers allows the memory write cycle to be "hidden" from the CPU bus if the next CPU cycle happens to be a external cache hit read. And since the external cache read hit ratio is high, most of the delays which were present in a cacheless system under these circumstances are removed. In essence, the on-chip cache/write-buffers have been duplicated externally to provide a multiple level architecture (see Fig. 4.8).




Figure 4.7. Adding External Write Buffers to an External Cache Reduces Execution Time




Figure 4.8. A Hierarchy of Caches and Write Buffers

### 4.3.3 PERFORMANCE WITH AN EXTERNAL WRITE-THROUGH CACHE

To quantify the benefits of improving the write performance, the systems in Table 4.2 were tested.

Table 4.2. Memory Systems Used for Write-Through Cache Test

	Read Pg Hit	Read Pg Miss	Write Pg Hit	Write Pg Miss	Write Method
System B1	4-2-2-2	8-2-2-2	3	6	Normal
System B2	4-2-2-2	8-2-2-2	3	6	One buffer
System B3	4-2-2-2	8-2-2-2	2	6	Pipelined
System B4	4-2-2-2	8-2-2-2	2	5	Pipelined
System F1	3-1-2-1	6-1-2-1	3	6	Normal
System F2	3-1-2-1	6-1-2-1	3	6	One buffer
System F3	3-1-2-1	6-1-2-1	2	6	Pipelined
System F4	3-1-2-1	6-1-2-1	2	5	Pipelined

Fig. 4.9 shows the results of the memory systems tested with a 128K, two-way associative, write-through, parallel cache and the Intel486 DX2 CPU using the SPEC1 application trace.




Figure 4.9. Improving the Write Performance Benefits a Write Through Cache - for SPEC1



As the write performance increases, the CPU performance approaches that of the zero wait state case. The improvement from systems B1 to B2 and from F1 to F2 illustrate the benefit of write buffering with an external cache. The improvement from systems B2 to B3 and from F2 to F3 reflect the benefit of memory write pipelining. Finally, the improvement from systems B3 to B4 and from F3 to F4 show how reducing the page-miss write performance also increases performance.

# 4.4 Write-Back Caches

If correctly implemented, a write-back external cache can provide good performance for a uniprocessing Intel486 DX2 CPU based system. Serial write-back caches have typically been used to reduce bus utilization for multiprocessing systems. The design complexity of a write-back cache controller is typically an order of magnitude higher than for a write-through cache controller. However, correct implementation is absolutely necessary if significant performance gains are to be realized with the Intel486 DX2 CPU.

A write-back cache is different from a write-through cache in that it allows cache write hits to modify the cache line without updating main memory. The cache has tags that include a bit called the modified (dirty) bit. This bit is set if the cache location has been written with new information and therefore contains information that is more recent than the corresponding information in main memory. If a subsequent read miss occurs and the line being fetched needs to fill the cache location that is currently being occupied by the modified line, the cache controller must then write the modified cache line back to main memory; hence coherency is maintained.

If a CPU write is not a cache hit, the cache controller has the option of allowing the write to propagate through to memory or to fetch the cache line from memory to be merged with the new write data. The cache line fill in the second option is called a write-allocation. In the following discussions, it is assumed that no write-allocations are being performed.

# 4.4.1 MAIN MEMORY CONTROLLER CONSIDERATIONS

The addition of an external write-back cache changes the characteristics of the main memory bus traffic. Since the cache effectively filters all CPU requests, the cycles that do propagate to main memory tend to be more distributed in their locations. This decrease in temporal and spatial locality will reduce the DRAM page hit rate as shown in Table 4.3 for a 128K, two-way associative, write-back cache with the SPEC1 application trace. Compare these results to the prior results in Table 2.1 for a cacheless system.

Table 4.3. Page Hit Ratios for a Write-Back Cache - for SPEC1

MEMORY CYCLES (100%)		SPEC1	PGMK	TURBOC
Reads:	Page Hits	17.1%	25.6%	24.7%
	Page Misses	13.8%	13.9%	12.9%
Writes:	Page Hits	58.9%	55.8%	40.8%
	Page Misses	10.2%	4.7%	21.6%

Therefore, it is less beneficial with a write-back cache to implement a page-mode main memory controller.

Of course, page mode DRAM accesses within the burst cycle are still important to retrieve the four words of a cache line quickly. This is also true for the write-back cycle where four dwords of the cache line must be written to memory. Memory controllers should be designed to support a burst write cycle instead of having to write each dword separately.

## 4.4.2 WRITE-BACK CYCLE

The write-back cycle is the sequence where a cache line fill from main memory has to displace a modified line that was already in the cache. The method in which the modified line is written back to main memory has an impact on overall CPU performance. Before analyzing the write-back cycle, consider first the architectures shown in Fig. 4.10.

In the simplest implementation, a write-back cache will share the data bus with the CPU and main memory as shown in configuration X. If this is the case, then during a write-back cycle, the modified line must be written back to main memory before the cache linefill can commence. This has a detrimental effect on performance since the CPU must wait while the write-back occurs. This sequence is shown in Figure 4.11.

With a data path device between the CPU-Cache bus and main memory as shown in configuration Y, the cache controller is able to defer the write-back of the modified data till after the linefill has completed. The CPU can continue execution after the linefill as long as subsequent cycles are all cache hits.

In configuration Z, a wider cache bus exists between the SRAM and the data path devices. This allows the modified data to be transferred more quickly from the SRAM to the data path device, thereby allowing the cache linefill to commence even sooner.




Figure 4.10. Different Architectures will Effect CPU Performance with a Write-Back Cache




Figure 4.11. Different Implementations of the Write-Back Cycle



The following systems are used to demonstrate Intel486 DX2 microprocessor performance with different cache sizes and associativities.

The results are shown in Fig. 4.12 for the Intel486 DX2 CPU running the SPEC1 trace.

Table 4.4. Memory Systems used for Write-Back Cache Test

	Reads	Writes	Write-Back Method (described above)
System A	5-1-1-1	4-1-1-1 (burst)	Concurrent Write Back
System B	6-3-3-3	4-4-4-4 (non-burst)	Concurrent Write Back
System C	6-3-3-3	4-4-4-4 (non-burst)	Delayed Line Fill




Figure 4.12. Intel486™ DX2 CPU Total Execution Time with Different Cache Size, Associativity, Memory Speed and Write-Back Method - for SPEC1

The addition of a write-back cache does an excellent job of decoupling the CPU performance from the main memory performance as shown with memory systems A and B. However, note that memory system B (with the delayed line fill) performs poorly - even worse than a good write-through cache - unless a significant amount of cache memory is added to reduce the miss rate.

# 5.0 CONCLUSION

This document has shown that good memory performance is especially important for the Intel486 DX2 mi-

croprocessor. Business workstation designs will require excellent CPU performance and will consequently have to incorporate well-designed, high-performance cache and memory systems.

In optimizing memory performance, an external cache is essential for hiding slow main memory access times. Write-through external caches offer good performance if coupled with good memory write performance. Write-back external caches can also offer excellent performance if designed correctly. Parallel write-back caches that cannot defer the write-back cycle till after a cache line fill will perform worse than a good write-through cache design.

•		



# **NORTH AMERICAN SALES OFFICES**

#### ALABAMA

Intel Corp. 600 Boulevard South Suite 104-I Huntsville 35802 Tel: (205) 883-3507 FAX: (205) 883-3511

#### ARIZONA

†Intel Corp. 410 North 44th Street Suite 500 Phoenix 85008 Tel: (602) 231-0386 FAX: (602) 244-0446

#### **CALIFORNIA**

†Intel Corp. 21515 Vanowen Street Suite 116 Canoga Park 91303 Tel: (818) 704-8500 FAX: (818) 340-1144

Intel Corp. 1 Sierra Gate Plaza Suite 280C Roseville 95678 Tel: (916) 782-8086 FAX: (916) 782-8153

†Intel Corp. 9665 Chesapeake Dr. Suite 325 San Diego 92123 Tel: (619) 292-8086 FAX: (619) 292-0628

\*\*Intel Corp.
400 N. Tustin Avenue
Suite 450
Santa Ana 92705
Tel: (714) 835-9642
TWX: 910-595-1114
FAX: (714) 541-9157

\*†Intel Corp.
San Tomas 4
2700 San Tomas Expressway
2701 Floor
Santa Clara 95051
Tel: (408) 986-8086
TWX: 910-338-0255
FAX: (408) 727-2620

## COLORADO

\*†Intel Corp. 600 S. Cherry St. Suite 700 Denver 80222 Tel: (303) 321-8086 TWX: 910-931-2289 FAX: (303) 322-8670

## CONNECTICUT

†Intel Corp. 301 Lee Farm Corporate Park 83 Wooster Heights Rd. Danbury 06810 Tel: (203) 748-3130 FAX: (203) 794-0339

# FLORIDA

†Intel Corp. 800 Fairway Drive Suite 160 Deerfield Beach 33441 Tel: (305) 421-0506 FAX: (305) 421-2444

†Intel Corp. 5850 T.G. Lee Blvd. Suite 340 Orlando 32822 Tel: (407) 240-8000 FAX: (407) 240-8097

#### **GEORGIA**

tintel Corp. 20 Technology Parkway Suite 150 Norcross 30092 Tel: (404) 449-0541 FAX: (404) 605-9762

#### ILLINOIS

\*†Intel Corp. Center III Woodfield Corp. Center III 300 N. Martingale Road Suite 400 Schaumburg 60173 Tel: (708) 605-8031 FAX: (708) 706-9762

#### INDIANA

†Intel Corp. 8910 Purdue Road Suite 350 Indianapolis 46268 Tel: (317) 875-0623 FAX: (317) 875-8938

#### MARYLAND

\*†Intel Corp. 10010 Junction Dr. Suite 200 Annapolis Junction 20701 Tel: (410) 206-2860 FAX: (410) 206-3678

#### MASSACHUSETTS

\*fIntel Corp.
Westford Corp. Center
5 Carlisle Road
2nd Floor
Westford 01886
Tel: (508) 692-0960
TWX: 710-343-6333
FAX: (508) 692-7867

#### **MICHIGAN**

†Intel Corp. 7071 Orchard Lake Road Suite 100 West Bloomfield 48322 Tel: (313) 851-8096 FAX: (313) 851-8770

## MINNESOTA

†Intel Corp. 3500 W. 80th St. Suite 360 Bloomington 55431 Tel: (612) 835-6722 TWX: 910-576-2867 FAX: (612) 831-6497

## **NEW JERSEY**

\*†Intel Corp. Lincroft Office Center 125 Half Mile Road Red Bank 07701 Tel: (908) 747-2233 FAX: (908) 747-0983

## **NEW YORK**

\*Intel Corp. 850 Crosskeys Office Park Fairport 14450 Tel: (716) 425-2750 TWX: 510-253-7391 FAX: (716) 223-2561

\*†Intel Corp. 2950 Express Dr., South Suite 130 Islandia 11722 Tel: (516) 231-3300 TWX: 510-227-6236 FAX: (516) 348-7939 †Intel Corp. 300 Westage Business Center Suite 230 Fishkill 12524 Tel: (914) 897-3860 FAX: (914) 897-3125

#### OHIC

\*†Intel Corp. 3401 Park Center Drive Suite 220 Dayton 45414 Tel: (513) 890-5350 TWX: 810-450-2528 FAX: (513) 890-8658

\*†Intel Corp. 25700 Science Park Dr. Suite 100 Beachwood 44122 Tel: (216) 464-2736 TWX: 810-427-9298 FAX: (804) 282-0673

### **OKLAHOMA**

Intel Corp. 6801 N. Broadway Suite 115 Oklahoma City 73162 Tel: (405) 848-8086 FAX: (405) 840-9819

#### OREGON

†Intel Corp. 15254 N.W. Greenbrier Pkwy. Building B Beaverton 97006 Tel: (503) 645-8051 TWX: 910-467-8741 FAX: (503) 645-8181

#### **PENNSYLVANIA**

\*†Intel Corp. 925 Harvest Drive Suite 200 Blue Bell 19422 Tel: (215) 641-1000 FAX: (215) 641-0785

\*†Intel Corp. 400 Penn Center Blvd. Suite 610 Pittsburgh 15235 Tel: (412) 823-4970 FAX: (412) 829-7578

# PUERTO RICO

†Intel Corp. South Industrial Park P.O. Box 910 Las Piedras 00671 Tel: (809) 733-8616

## SOUTH CAROLINA

Intel Corp. 100 Executive Center Drive Suite 109, B183 Greenville 29615 Tel: (803) 297-8086 FAX: (803) 297-3401

## **TEXAS**

†Intel Corp. 8911 N. Capital of Texas Hwy. Suite 4230 Austin 78759 Tel: (512) 794-8086 FAX: (512) 338-9335

\*†Intel Corp. 12000 Ford Road Suite 400 Dallas 75234 Tel: (214) 241-8087 FAX: (214) 484-1180 \*fintel Corp. 7322 S.W. Freeway Suite 1490 Houston 77074 Tel: (713) 988-8086 TWX: 910-881-2490 FAX: (713) 988-3660

#### UTAH

†Intel Corp. 428 East 6400 South Suite 104 Murray 84107 Tel: (801) 263-8051 FAX: (801) 268-1457

## WASHINGTON

†Intel Corp. 2800 156th Avenue S.E. Suite 105 Bellevue 98008 Tel: (206) 643-8086 FAX: (206) 746-4495

Intel Corp. 408 N. Mullan Road Suite 105 Spokane 99206 Tel: (509) 928-8086 FAX: (509) 928-9467

## WISCONSIN

Intel Corp. 400 N. Executive Dr. Suite 401 Brookfield 53005 Tel: (414) 789-2733 FAX: (414) 789-2746

# **CANADA**

## **BRITISH COLUMBIA**

Intel Semiconductor of Canada, Ltd. 999 Canada Place Suite 404, #11 Vancouver V6C 3E2 Tel: (604) 844-2823 FAX: (604) 844-2813

## ONTARIO

†Intel Semiconductor of Canada, Ltd. 2650 Queensview Drive Suite 250 Ottawa K2B 8H6 Tel: (613) 829-9714 FAX: (613) 820-5936

†Intel Semiconductor of Canada, Ltd. 190 Attwell Drive Suite 500 Rexdale M9W 6H8 Tel: (416) 675-2105 FAX: (416) 675-2438

## QUEBEC

tIntel Semiconductor of Canada, Ltd. 1 Rue Holiday Suite 115 Tour East Pt. Claire H9R 5N3 Tel: (514) 694-9130 FAX: 514-694-0064



# **NORTH AMERICAN DISTRIBUTORS**

## ALABAMA

Arrow/Schweber Electronics 1015 Henderson Road Huntsville 35806 Tel: (205) 837-6955 FAX: (205) 721-1581

Hamilton/Avnet 4960 Corporate Drive, #135 Huntsville 35805 Tel: (205) 837-7210 FAX: (205) 721-0356

MTI Systems Sales 4950 Corporate Dr., #120 Huntsville 35805 Tel: (205) 830-9526 FAX: (205) 830-9557

Pioneer Technologies Group 4835 University Square, #5 Huntsville 35805 Tel: (205) 837-9300 FAX: (205) 837-9358

## ARIZONA

Arrow/Schweber Electronics 2415 W. Erie Drive Tempe 85282 Tel: (602) 431-0030 FAX: (602) 252-9109

Avnet Computer 30 South McKerny Avenue Chandler 85226 Tel: (602) 961-6460 FAX: (602) 961-4787

Hamilton/Avnet 30 South McKemy Avenue Chandler 85226 Tel: (602) 961-6403 FAX: (602) 961-1331

Wyle Laboratories 4141 E. Raymond Phoenix 85040 Tel: (602) 437-2088 FAX: (602) 437-2124

#### CALIFORNIA

Arrow Commercial Systems Group 1502 Crocker Avenue Hayward 94544 Tel: (510) 489-5371 FAX: (510) 489-9393

Arrow Commercial Systems Group 14242 Chambers Road Tustin 92680 Tel: (714) 544-0200 FAX: (714) 731-8438

Arrow/Schweber Electronics 26707 W. Agoura Road Calabasas 91302 Tel: (818) 880-9686 FAX: (818) 772-8930

Arrow/Schweber Electronics 9511 Ridgehaven Court San Diego 92123 Tel: (619) 565-4800 FAX: (619) 279-8062

Arrow/Schweber Electronics 1180 Murphy Avenue San Jose 95131 Tel: (408) 441-9700 FAX: (408) 453-4810

Arrow/Schweber Electronics 2961 Dow Avenue Tustin 92680 Tel: (714) 838-5422 FAX: (714) 838-4151

Avnet Computer 3170 Pullman Street Costa Mesa 92626 Tel: (714) 641-4150 FAX: (714) 641-4170 Avnet Computer 1361B West 190th Street Gardena 90248 Tel: (800) 426-7999 FAX: (310) 327-5389

Avnet Computer 755 Sunrise Blvd., #150 Roseville 95661 Tel: (916) 781-2521 FAX: (916) 781-3819

Avnet Computer 1175 Bordeaux Drive, #A Sunnyvale 94089 Tel: (408) 743-3304 FAX: (408) 743-3348

Hamilton/Avnet 3170 Pullman Street Costa Mesa 92626 Tel: (714) 641-4100 FAX: (714) 754-6033

Hamilton/Avnet 1175 Bordeaux Drive, #A Sunnyvale 94089 Tel: (408) 743-3300 FAX: (408) 745-6679

Hamilton/Avnet 4545 Viewridge Avenue San Diego 92123 Tel: (619) 571-1900 FAX: (619) 571-8761

Hamilton/Avnet 21150 Califa St. Woodland Hills 91367 Tel: (818) 594-0404 FAX: (818) 594-8234

Hamilton/Avnet 755 Sunrise Avenue, #150 Roseville 95661 Tel: (916) 925-2216 FAX: (916) 925-3478

Pioneer Technologies Group 134 Rio Robles San Jose 95134 Tel: (408) 954-9100 FAX: (408) 954-9113

Wyle Laboratories 15360 Barranca Pkwy. Irvine 92713 Tel: (714) 753-9953

Wyle Laboratories 2951 Sunrise Blvd., #175 Rancho Cordova 95742 Tel: (916) 638-5282 FAX: (916) 638-1491

Wyle Laboratories 9525 Chesapeake Drive San Diego 92123 Tel: (619) 565-9171 FAX: (619) 365-0512

Wyle Laboratories 3000 Bowers Avenue Santa Clara 95051 Tel: (408) 727-2500 FAX: (408) 727-5896

Wyle Laboratories 17872 Cowan Avenue Irvine 92714 Tel: (714) 863-9953 FAX: (714) 263-0473

Wyle Laboratories 26010 Mureau Road, #150 Calabasas 91302 Tel: (818) 880-9000 FAX: (818) 880-5510

# COLORADO

Arrow/Schweber Electronics 61 Inverness Dr. East, #105 Englewood 80112 Tel: (303) 799-0258 FAX: (303) 373-5760 Hamilton/Avnet 9605 Maroon Circle, #200 Englewood 80112 Tel: (303) 799-7800 FAX: (303) 799-7801

Wyle Laboratories 451 E. 124th Avenue Thornton 80241 Tel: (303) 457-9953 FAX: (303) 457-4831

#### CONNECTICUT

Arrow/Schweber Electronics 12 Beaumont Road Wallingford 06492 Tel: (203) 265-7741 FAX: (203) 265-7988

Avnet Computer 55 Federal Road, #103 Danbury 06810 Tel: (203) 797-2880 FAX: (203) 791-9050

Hamilton/Avnet 55 Federal Road, #103 Danbury 06810 Tel: (203) 743-6077 FAX: (203) 791-9050

Pioneer-Standard 2 Trap Falls Rd., #101 Shelton 06484 Tel: (203) 929-5600 FAX: (203) 838-9901

#### **FLORIDA**

Arrow/Schweber Electronics 400 Fairway Drive, #102 Deerfield Beach 33441 Tel: (305) 429-8200 FAX: (305) 428-3991

Arrow/Schweber Electronics 37 Skyline Drive, #3101 Lake Mary 32746 Tel: (407) 333-9300 FAX: (407) 333-9320

Avnet Computer 3343 W. Commercial Blvd. Bldg. C/D, Suite 107 Ft. Lauderdale 33309 Tel: (305) 979-9067 FAX: (305) 730-0368

Avnet Computer 3247 Tech Drive North St. Petersburg 33716 Tel: (813) 573-5524 FAX: (813) 572-4324

Hamilton/Avnet 5371 N.W. 33rd Avenue Ft. Lauderdale 33309 Tel: (305) 484-5016 FAX: (305) 484-8369

Hamilton/Avnet 3247 Tech Drive North St. Petersburg 33716 Tel: (813) 573-3930 FAX: (813) 572-4329

Hamilton/Avnet 7079 University Boulevard Winter Park 32791 Tel: (407) 657-3300 FAX: (407) 678-1878

Pioneer Technologies Group 337 Northlake Blvd., #1000 Alta Monte Springs 32701 Tel: (407) 834-9090 FAX: (407) 834-0865

Pioneer Technologies Group 674 S. Military Trail Deerfield Beach 33442 Tel: (305) 428-8877 FAX: (305) 481-2950

## GEORGIA

Arrow Commercial Systems G 3400 C. Corporate Way Duluth 30136 Tel: (404) 623-8825 FAX: (404) 623-8802

Arrow/Schweber Electronics 4250 E. Rivergreen Pkwy., #E Duluth 30136 Tel: (404) 497-1300 FAX: (404) 476-1493

Avnet Computer 3425 Corporate Way, #G Duluth 30136 Tel: (404) 623-5452 FAX: (404) 476-0125

Hamilton/Avnet 3425 Corporate Way, #G Duluth 30136 Tel: (404) 446-0611 FAX: (404) 446-1011

Pioneer Technologies Group 4250 C. Rivergreen Parkway Duluth 30136 Tel: (404) 623-1003 FAX: (404) 623-0665

#### ILLINOIS

Arrow/Schweber Electronics 1140 W. Thorndale Rd. Itasca 60143 Tel: (708) 250-0500

Avnet Computer 1124 Thorndale Avenue Bensenville 60106 Tel: (708) 860-8573 FAX: (708) 773-7976

Hamilton/Avnet 1130 Thorndale Avenue Bensenville 60106 Tel: (708) 860-7700 FAX: (708) 860-8530

MTI Systems 1140 W. Thorndale Avenue Itasca 60143 Tel: (708) 250-8222 FAX: (708) 250-8275

Pioneer-Standard 2171 Executive Dr., #200 Addison 60101 Tel: (708) 495-9680 FAX: (708) 495-9831

## INDIANA

Arrow/Schweber Electronics 7108 Lakeview Parkway West D Indianapolis 46268 Tel: (317) 299-2071 FAX: (317) 299-2379

Avnet Computer 485 Gradle Drive Carmel 46032 Tel: (317) 575-8029 FAX: (317) 844-4964

Hamilton/Avnet 485 Gradle Drive Carmel 46032 Tel: (317) 844-9333 FAX: (317) 844-5921

Pioneer-Standard 9350 Priority Way West Dr. Indianapolis 46250 Tel: (317) 573-0880 FAX: (317) 573-0979



# **NORTH AMERICAN DISTRIBUTORS (Contd.)**

#### IOWA

Hamilton/Avnet 2335A Blairsferry Rd., N.E. Cedar Rapids 52402 Tel: (319) 362-4757 FAX: (319) 393-7050

#### **KANSAS**

Arrow/Schweber Electronics 9801 Legler Road Lenexa 66219 Tel: (913) 541-9542 FAX: (913) 541-0328

Avnet Computer 15313 W. 95th Street Lenexa 61219 Tel: (913) 541-7989 FAX: (913) 541-7904

Hamilton/Avnet 15313 W. 95th Overland Park 66215 Tel: (913) 888-1055 FAX: (913) 541-7951

#### **KENTUCKY**

Hamilton/Avnet 805 A. Newtown Circle Lexington 40511 Tel: (606) 259-1475 FAX: (606) 252-3238

#### MARYLAND

Arrow/Schweber Electronics 9800J Patuxent Woods Dr. Columbia 21046 Tel: (301) 596-7800 FAX: (301) 995-6201

Avnet Computer 7172 Columbia Gateway Dr., #G Columbia 21045 Tel: (301) 995-3571 FAX: (301) 995-3515

Hamilton/Avnet 7172 Columbia Gateway Dr., #F Columbia 21045 Tel: (301) 995-3554 FAX: (301) 995-3515

\*North Atlantic Industries Systems Division 7125 River Wood Dr. Columbia 21046 Tel: (301) 312-5800 FAX: (301) 290-7951

Pioneer Technologies Group 15810 Gaither Road Gaithersburg 20877 Tel: (301) 921-0660 FAX: (301) 670-6746

# **MASSACHUSETTS**

Arrow/Schweber Electronics 25 Upton Dr. Wilmington 01887 Tel: (508) 658-0900 FAX: (508) 694-1754

Avnet Computer 10 D Centennial Drive Peabody 01960 Tel: (508) 532-9886 FAX: (508) 532-9660

Hamilton/Avnet 10 D Centennial Drive Peabody 01960 Tel: (508) 531-7430 FAX: (508) 532-9802

Pioneer-Standard 44 Hartwell Avenue Lexington 02173 Tel: (617) 861-9200 FAX: (617) 863-1547

Wyle Laboratories 15 Third Avenue Burlington 01803 Tel: (617) 272-7300 FAX: (617) 272-6809

## MICHIGAN

Arrow/Schweber Electronics 1980 Haggerty Road Livonia 48152 Tel: (800) 231-7902 FAX: (313) 462-2686

Avnet Computer 2876 28th Street, S.W., #5 Grandville 49418 Tel: (616) 531-9607 FAX: (616) 531-0059

Avnet Computer 41650 Garden Brook Rd. #120 Novi 48375 Tel: (313) 347-1820 FAX: (313) 347-4067

Hamilton/Avnet 2876 28th Street, S.W., #5 Grandville 49418 Tel: (616) 243-8805 FAX: (616) 531-0059

Hamilton/Avnet 41650 Garden Brook Rd., #100 Novi 48375 Tel: (313) 347-4270 FAX: (313) 347-4021

Pioneer-Standard 4505 Broadmoor S.E. Grand Rapids 49512 Tel: (616) 698-1800 FAX: (616) 698-1831

Pioneer-Standard 13485 Stamford Livonia 48150 Tel: (313) 525-1800 FAX: (313) 427-3720

## MINNESOTA

Arrow/Schweber Electronics 10100 Viking Drive, #100 Eden Prairie 55344 Tel: (612) 941-5280 FAX: (612) 942-7803

Avnet Computer 10000 West 76th Street Eden Prairie 55344 Tel: (612) 829-0025 FAX: (612) 944-2781

Hamilton/Avnet 12400 Whitewater Drive Minnetonka 55343 Tel: (612) 932-0600 FAX: (612) 932-0613

Pioneer-Standard 7625 Golden Triange Dr., #G Eden Prairie 55344 Tel: (612) 944-3355 FAX: (612) 944-3794

## MISSOURI

Arrow/Schweber Electronics 2380 Schuetz Road St. Louis 63141 Tel: (314) 567-6888 FAX: (314) 567-1164

Avnet Computer 739 Goddard Avenue Chesterfield 63005 Tel: (314) 537-2725 FAX: (314) 537-4248

Hamilton/Avnet 741 Goddard Chesterfield 63005 Tel: (314) 537-1600 FAX: (314) 537-4248

## **NEW HAMPSHIRE**

Avnet Computer 2 Executive Park Drive Bedford 03102 Tel: (800) 442-8638 FAX: (603) 624-2402

## **NEW JERSEY**

Arrow/Schweber Electronics 4 East Stow Rd., Unit 11 Marlton 08053 Tel: (609) 596-8000 FAX: (609) 596-9632

Arrow/Schweber Electronics 43 Route 46 East Pine Brook 07058 Tel: (201) 227-7880 FAX: (201) 538-4962

Avnet Computer 1-B Keystone Ave., Bldg. 36 Cherry Hill 08003 Tel: (609) 424-8961 FAX: (609) 751-2502

Hamilton/Avnet 1 Keystone Ave., Bldg. 36 Cherry Hill 08003 Tel: (609) 424-0110 FAX: (609) 751-2552

Hamilton/Avnet 10 Industrial Fairfield 07006 Tel: (201) 575-3390 FAX: (201) 575-5839

MTI Systems Sales 6 Century Drive Parsippany 07054 Tel: (201) 882-8780 FAX: (201) 539-6430

Pioneer-Standard 14-A Madison Rd. Fairfield 07006 Tel: (201) 575-3510 FAX: (201) 575-3454

## **NEW MEXICO**

Alliance Electronics, Inc. 10510 Research Avenue Albuquerque 87123 Tel: (505) 292-3360 FAX: (505) 275-6392

Avnet Computer 7801 Academy Road Bldg. 1, Suite 204 Albuquerque 87109 Tel: (505) 828-9725 FAX: (505) 828-0360

Hamilton/Avnet 7801 Academy Rd. N.E. Bldg. 1, Suite 204 Albuquerque 87108 Tel: (505) 765-1500 FAX: (505) 243-1395

## **NEW YORK**

Arrow/Schweber Electronics 3375 Brighton Henrietta Townline Rd. Rochester 14623 Tel: (716) 427-0300 FAX: (716) 427-0735

Arrow/Schweber Electronics 20 Oser Avenue Hauppauge 11788 Tel: (516) 231-1000 FAX: (516) 231-1072

Avnet Computer 933 Motor Parkway Hauppauge 11788 Tel: (516) 434-7443 FAX: (516) 434-7426

Avnet Computer 2060 Townline Rd. Rochester 14623 Tel: (716) 272-9110 FAX: (716) 272-9685

Hamilton/Avnet 933 Motor Parkway Hauppauge 11788 Tel: (516) 231-9800 FAX: (516) 434-7426 Hamilton/Avnet 2060 Townline Rd. Rochester 14623 Tel: (716) 292-0730 FAX: (716) 292-0810

Hamilton/Avnet 103 Twin Oaks Drive Syracuse 13120 Tel: (315) 437-2641 FAX: (315) 432-0740

MTI Systems 1 Penn Plaza 250 W. 34th Street New York 10119 Tel: (212) 643-1280 FAX: (212) 643-1288

Pioneer-Standard 68 Corporate Drive Binghamton 13904 Tel: (607) 722-9300 FAX: (607) 722-9562

Pioneer-Standard 60 Crossway Park West Woodbury, Long Island 11797 Tel: (516) 921-8700 FAX: (516) 921-2143

Pioneer-Standard 840 Fairport Park Fairport 14450 Tel: (716) 381-7070 FAX: (716) 381-5955

## **NORTH CAROLINA**

Arrow/Schweber Electronics 5240 Greensdairy Road Raleigh 27604 Tel: (919) 876-3132 FAX: (919) 878-9517

Avnet Computer 2725 Millbrook Rd., #123 Raleigh 27604 Tel: (919) 790-1735 FAX: (919) 872-4972

Hamilton/Avnet 5250-77 Center Dr. #350 Charlotte 28217 Tel: (704) 527-2485 FAX: (704) 527-8058

Hamilton/Avnet 3510 Spring Forest Drive Raleigh 27604 Tel: (919) 878-0819

Pioneer Technologies Group 9401 L-Southern Pine Blvd. Charlotte 28210 Tel: (704) 527-8188 FAX: (704) 522-8564

Pioneer Technologies Group 2810 Meridian Parkway, #148 Durham 27713 Tel: (919) 544-5400 FAX: (919) 544-5885

## OHIO

Arrow Commercial Systems Group 284 Cramer Creek Court Dublin 43017 Tel: (614) 889-9347 FAX: (614) 889-9680

Arrow/Schweber Electronics 6573 Cochran Road, #E Solon 44139 Tel: (216) 248-3990 FAX: (216) 248-1106

Arrow/Schweber Electronics 8200 Washington Village Dr. Centerville 45458 Tel: (513) 435-5563 FAX: (513) 435-2049



# **NORTH AMERICAN DISTRIBUTORS (Contd.)**

#### OHIO (Contd.)

Avnet Computer 7764 Washington Village Dr. Dayton 45459 Tel: (513) 439-6756 FAX: (513) 439-6719

Avnet Computer 30325 Bainbridge Rd., Bldg. A Solon 44139 Tel: (216) 349-2505 FAX: (216) 349-1894

Hamilton/Avnet 7760 Washington Village Dr. Dayton 45459 Tel: (513) 439-6733 FAX: (513) 439-6711

Hamilton/Avnet 30325 Bainbridge Solon 44139 Tel: (216) 349-4910 FAX: (216) 349-1894

Hamilton/Avnet 2600 Corp Exchange Drive, #180 Columbus 43231 Tel: (614) 882-7004 FAX: (614) 882-8650

MTI Systems Sales 23404 Commerce Park Rd. Beachwood 44122 Tel: (216) 464-6688 FAX: (216) 464-3564

Pioneer-Standard 4433 Interpoint Boulevard Dayton 45424 Tel: (513) 236-9900 FAX: (513) 236-8133

Pioneer-Standard 4800 E. 131st Street Cleveland 44105 Tel: (216) 587-3600 FAX: (216) 663-1004

## **OKLAHOMA**

Arrow/Schweber Electronics 12111 East 51st Street, #101 Tulsa 74146 Tel: (918) 252-7537 FAX: (918) 254-0917

Hamilton/Avnet 12121 E. 51st St., #102A Tulsa 74146 Tel: (918) 252-7297 FAX: (918) 250-8763

# **OREGON**

Almac/Arrow Electronics 1885 N.W. 169th Place Beaverton 97006 Tel: (503) 629-8090 FAX: (503) 645-0611

Avnet Computer 9409 Southwest Nimbus Ave. Beaverton 97005 Tel: (503) 627-0900 FAX: (503) 526-6242

Hamilton/Avnet 9750 Southwest Nimbus Ave. Beaverton 97005 Tel: (503) 627-0201 FAX: (503) 641-4012

Wyle Laboratories 9640 Sunshine Court Bldg. G, Suite 200 Beaverton 97005 Tel: (503) 643-7900 FAX: (503) 646-5466

## PENNSYLVANIA

Avnet Computer 213 Executive Drive, #320 Mars 16046 Tel: (412) 772-1888 FAX: (412) 772-1890 Hamilton/Avnet 213 Executive, #320 Mars 16045 Tel: (412) 281-4152 FAX: (412) 772-1890

Pioneer-Standard 259 Kappa Drive Pittsburgh 15238 Tel: (412) 782-2300 FAX: (412) 963-8255

Pioneer Technologies Group 500 Enterprise Road Keith Valley Business Center Horsham 19044 Tel: (215) 674-4000 FAX: (215) 674-3107

#### **TEXAS**

Arrow/Schweber Electronics 3220 Commander Drive Carrollton 75006 Tel: (214) 380-6464 FAX: (214) 248-7208

Avnet Computer 4004 Beltline, Suite 200 Dallas 75244 Tel: (214) 308-8181 FAX: (214) 308-8129

Avnet Computer 1235 North Loop West, #525 Houston 77008 Tel: (713) 867-7500 FAX: (713) 861-6851

Hamilton/Avnet 1826-F Kramer Lane Austin 78758 Tel: (512) 832-4306 FAX: (512) 832-4315

Hamilton/Avnet 4004 Beltline, Suite 200 Dallas 75244 Tel: (214) 308-8111 FAX: (214) 308-8109

Hamilton/Avnet 1235 North Loop West, #521 Houston 77008 Tel: (713) 240-7733 FAX: (713) 861-6541

Pioneer-Standard 1826-D Kramer Lane Austin 78758 Tel: (512) 835-4000 FAX: (512) 835-9829

Pioneer-Standard 13765 Beta Road Dallas 75244 Tel: (214) 263-3168 FAX: (214) 490-6419

Pioneer-Standard 10530 Rockley Road, #100 Houston 77099 Tel: (713) 495-4700 FAX: (713) 495-5642

Wyle Laboratories 1810 Greenville Avenue Richardson 75081 Tel: (214) 235-9953 FAX: (214) 644-5064

Wyle Laboratories 4030 West Braker Lane, #330 Austin 78758 Tel: (512) 345-8853 FAX: (512) 345-9330

Wyle Laboratories 11001 South Wilcrest, #100 Houston 77099 Tel: (713) 879-953 FAX: (713) 879-6540

## UTAH

Arrow/Schweber Electronics 1946 W. Parkway Blvd. Salt Lake City 84119 Tel: (801) 973-6913 Avnet Computer 1100 E. 6600 South, #150 Salt Lake City 84121 Tel: (801) 266-1115 FAX: (801) 266-0362

Hamilton/Avnet 1100 East 6600 South, #120 Salt Lake City 84121 Tel: (801) 972-2800 FAX: (801) 263-0104

Wyle Laboratories 1325 West 2200 South, #E West Valley 84119 Tel: (801) 974-9953 FAX: (801) 972-2524

#### WASHINGTON

Almac/Arrow Electronics 14360 S.E. Eastgate Way Bellevue 98007 Tel: (206) 643-9992 FAX: (206) 643-9709

Hamilton/Avnet 17761 N.E. 78th Place, #C Redmond 98052 Tel: (206) 241-8555 FAX: (206) 241-5472

Avnet Computer 17761 Northeast 78th Place Redmond 98052 Tel: (206) 867-0160 FAX: (206) 867-0161

Wyle Laboratories 15385 N.E. 90th Street Redmond 98052 Tel: (206) 881-1150 FAX: (206) 881-1567

## WISCONSIN

Arrow/Schweber Electronics 200 N. Patrick Blvd., #100 Brookfield 53005 Tel: (414) 792-0150 FAX: (414) 792-0156

Avnet Computer 20875 Crossroads Circle, #400 Waukesha 53186 Tel: (414) 784-8205 FAX: (414) 784-6006

Hamilton/Avnet 28875 Crossroads Circle, #400 Waukesha 53186 Tel: (414) 784-4510 FAX: (414) 784-9509

Pioneer-Standard 120 Bishops Way #163 Brookfield 53005 Tel: (414) 784-3480

# ALASKA

Avnet Computer 1400 West Benson Blvd., #400 Anchorage 99503 Tel: (907) 274-9899 FAX: (907) 277-2639

# **CANADA**

# ALBERTA

Avnet Computer 2816 21st Street Northeast Calgary T2E 6Z2 Tel: (403) 291-3284 FAX: (403) 250-1591

Zentronics 6815 8th Street N.E., #100 Calgary T2E 7H Tel: (403) 295-8838 FAX: (403) 295-8714

## BRITISH COLUMBIA

Almac-Arrow Electronics 8544 Baxter Place Burnaby V5A 4T8 Tel: (604) 421-2333 FAX: (604) 421-5030 Hamilton/Avnet 8610 Commerce Court Burnaby V5A 4N6 Tel: (604) 420-4101 FAX: (604) 420-5376

Zentronics 11400 Bridgeport Rd., #108 Richmond V6X 1T2 Tel: (604) 273-5575 FAX: (604) 273-2413

## ONTARIO

Arrow/Schweber Electronics 36 Antares Dr., Unit 100 Nepean K2E 7W5 Tel: (613) 226-6903 FAX: (613) 723-2018

Arrow/Schweber Electronics 1093 Meyerside, Unit 2 Mississauga L5T 1M4 Tel: (416) 670-7769 FAX: (416) 670-7781

Avnet Computer 151 Superior Blvd. Mississuaga L5T 2L1 Tel: (416) 795-3835

Avnet Computer 190 Colonade Road Nepean K2E 7J5 Tel: (613) 727-2000 FAX: (613) 226-1184

Hamilton/Avnet 151 Superior Blvd., Units 1 <sup>e</sup> Mississauga L5T 2L1 Tel: (416) 564-6060 FAX: (416) 564-6033

Hamilton/Avnet 190 Colonade Road Nepean K2E 7J5 Tel: (613) 226-1700 FAX: (613) 226-1184

Zentronics 1355 Meyerside Drive Mississauga L5T 1C9 Tel: (416) 564-9600 FAX: (416) 564-3127

Zentronics 155 Colonade Rd., South Unit 17 Nepean K2E 7K1 Tel: (613) 226-8840 FAX: (613) 226-6352

## QUEBEC

Arrow/Schweber Electronics 1100 St. Regis Blvd. Dorval H9P 2T5 Tel: (514) 421-7411 FAX: (514) 421-7430

Arrow/Schweber Electronics 500 Boul. St-Jean-Baptiste Ave. Quebec H2E 5R9 Tel: (418) 871-7500 FAX: (418) 871-6816

Avnet Computer 2795 Rue Halpern St. Laurent H4S 1P8 Tel: (514) 335-2483 FAX: (514) 335-2481

Hamilton/Avnet 2795 Halpern St. Laurent H4S 1P8 Tel: (514) 335-1000 FAX: (514) 335-2481

Zentronics 520 McCaffrey St. Laurent H4T 1N3 Tel: (514) 737-9700 FAX: (514) 737-5212



# **EUROPEAN SALES OFFICES**

#### **FINLAND**

Intel Finland OY Ruosilantie 2 00390 Helsinki Tel: (358) 0 544 644 FAX: (358) 0 544 030

## FRANCE

Intel Corporation S.A.R.L. 1, Rue Edison-BP 303 78054 St. Quentin-en-Yvelines Cedex Tel: (33) (1) 30 57 70 00 FAX: (33) (1) 30 64 60 32

#### **GERMANY**

Intel GmbH Dornacher Strasse 1 8016 Feldkirchen bei Muenchen Tel: (49) 089/90992-0 FAX: (49) 089/9043948

#### ISRAEL

Intel Semiconductor Ltd. Atidim Industrial Park-Neve Sharet P.O. Box 43202 Tel-Aviv 61430 Tel: (972) 03 498080 FAX: (972) 03 491870

#### ITALY

Intel Corporation Italia S.p.A. Milanofiori Palazzo E 20094 Assago Milano Tel: (39) (02) 89200950 FAX: (39) (2) 3498464

#### **NETHERLANDS**

Intel Semiconductor B.V. Postbus 84130 3009 CC Rotterdam Tel: (31) 10 407 11 11 FAX: (31) 10 455 4688

#### SPAIN

Intel Iberia S.A. Zubaran, 28 28010 Madrid Tel: (34) 308 25 52 FAX: (34) 410 7570

#### **SWEDEN**

Intel Sweden A.B. Dalvagen 24 171 36 Solna Tel: (46) 8 734 01 00 FAX: (46) 8 278085

#### UNITED KINGDOM

Intel Corporation (U.K.) Ltd. Pipers Way Swindon, Wiltshire SN3 1RJ Tel: (44) (0793) 696000 FAX: (44) (0793) 641440

# **EUROPEAN DISTRIBUTORS/REPRESENTATIVES**

#### **AUSTRIA**

Bacher Electronics GmbH Rotenmuehlgasse 26 A-1120 Wien Tel: 43 222 81356460 FAX: 43 222 834276

## **BELGIUM**

Inelco Belgium S.A. Oorlogskruisenlaan 94 B-1120 Bruxelles Tel: 32 2 244 2811 FAX: 32 2 216 4301

#### FRANCE

Almex 48, Rue de l'Aubepine B.P. 102 92164 Antony Cedex Tel: 33 1 4096 5400 FAX: 33 1 4666 6028

Lex Electronics Silic 585 60 Rue des Gemeaux 94663 Rungis Cedex Tel: 33 1 4978 4978 FAX: 33 1 4978 0596

Metrologie Tour d'Asnieres 4, Avenue Laurent Cely 92606 Asnieres Cedex Tel: 33 1 4790 6240 FAX: 33 1 4790 5947

Tekelec-Airtronic Cite Des Bruyeres Rue Carle Vernet BP 2 92310 Sevres Tel: 33 1 4623 2425 FAX: 33 1 4507 2191

## **GERMANY**

E2000 Vertriebs-AG Stahlgruberring 12 8000 Muenchen 82 Tel: 49 89 420010 FAX: 49 89 42001209

Jermyn GmbH Im Dachsstueck 9 6250 Limburg Tel: 49 6431 5080 FAX: 49 6431 508289

Metrologie GmbH Steinerstrasse 15 8000 Muenchen 70 Tel: 49 89 724470 FAX: 49 89 72447111 Proelectron Vertriebs GmbH Max-Planck-Strasse 1-3 6072 Dreieich Tel: 49 6103 304343 FAX: 49 6103 304425

Rein Electronik GmbH Loetscher Weg 66 4054 Nettetal 1 Tel: 49 2153 7330 FAX: 49 2153 733513

#### GREECE

Pouliadis Associates Corp. 5 Koumbari Street Kolonaki Square 10674 Athens Tel: 30 1 360 3741 FAX: 30 1 360 7501

#### **IRELAND**

Micro Marketing Tany Hall Eglinton Terrace Dundrum Dublin Tel: 0001 989 400 FAX: 0001 989 8282

## ISRAEL

Eastronics Ltd. Rozanis 11 P.O.B. 39300 Tel Baruch Tel-Aviv 61392 Tel: 972 3 475151 FAX: 972 3 475125

## ITALY

Celdis Spa Via F.11i Gracchi 36 20092 Cinisello Balsamo Milano Tel: 39 2 66012003 FAX: 39 2 6182433

Intesi Div. Della Deutsche Divisione ITT Industries GmbH P.I. 06550110156 Milanofiori Palazzo E5 20094 Assago (Milano) Tel: 39 2 824701 FAX: 39 2 8242631 Lasi Elettronica S.p.A. P.I. 00839000155 Viale Fulvio Testi, N.280 20126 Milano Tel: 39 2 66101370 FAX: 39 2 66101385

Telcom s.r.l. – Divisione MDS Via Trombetta Zona Marconi Strada Cassanese Segrate – Milano Tel: 39 2 2138010 FAX: 39 2 216061

## **NETHERLANDS**

Koning en Hartman B.V. Energieweg 1 2627 AP Delft Tel: 31 15 609 906 FAX: 31 15 619 194

#### PORTUGAL

ATD Electronica LDA Rua Dr. Faria de Vasconcelos, 3a 1900 Lisboa Tel: 351 1 8472200 FAX: 351 1 8472197

## SPAIN

ATD Electronica SA Avda de la Industria, 32 Nave 17, 2B 28100 Alcobendas Madrid Tel: 1 661 65 51 FAX: 1 661 63 00

Metrologia Iberica Avenida de la Industria NR 32-20 Oficina 17 28100 Alcobendas Madrid Tel: (1) 661 11 42 FAX: (1) 661 57 55

# SCANDINAVIA

OY Fintronic AB Heikkilantie 2a SF-00210 Helsinki Tel: 358 0 6926022 FAX: 358 0 6821251 ITT Multikomponent A/S Naverland 29 DK-2600 Glostrup Denmark Tel: 010 45 42 451822 FAX: 010 45 42 457624

Nordisk Elektronik A/S Postboks 122 Smedsvingen 4 N-1364 Hvalstad Norway Tel: 47 2 846210 FAX: 47 2 846545

Nordisk Electronik AB Box 36 Torshamnsgatan 39 S-16493 Kista Sweden Tel: 46 8 7034630 FAX: 46 8 7039845

### SWITZERLAND

Industrade A.G. Hertistrasse 31 CH-8304 Wallisellen Tel: 41 1 8328111 FAX: 41 1 8307550

# TURKEY

EMPA 80050 Sishane Refik Saydam Cad No. 89/5 Istanbul Tel: 90 1 143 6212 FAX: 90 1 143 6547

# UNITED KINGDOM

Access Elect Comp Ltd. Jubilee House Jubilee Road Letchworth Hertfordshire SG6 1QH Tel: 0462 480888 FAX: 0462 682467

Bytech Components Ltd. 12a Cedarwood Chineham Business Park Crockford Lane Basingstoke Hants RG12 1RW Tel: 0256 707107 FAX: 0256 707162 Bytech Systems Unit 3 The Western Centre Western Road Bracknell Berks RG12 1RW Tel: 0344 55333 FAX: 0344 867270

Metrologie Rapid House Oxford Road High Wycombe Bucks Herts HP11 2EE Tel: 0494 474147 FAX: 0494 452144

Jermyn Vestry Estate Otford Road Sevenoaks Kent TN14 5EU Tel: 0732 450144 FAX: 0732 451251

MMD 3 Bennet Court Bennet Road Reading Berkshire RG2 0QX Tel: 0734 313232 FAX: 0734 313255

Rapid Silicon 3 Bennet Court Bennet Road Reading Berks RG2 0QX Tel: 0734 752266 FAX: 0734 312728

Metro Systems Rapid House Oxford Road High Wycombe Bucks HP11 2EE Tel: 0494 474171 FAX: 0494 21860

## YUGOSLAVIA

H.R. Microelectronics Corp. 2005 de la Cruz Blvd. Suite 220 Santa Clara, CA 95050 U.S.A. Tel: (408) 988-0286 FAX: (408) 988-0306



# INTERNATIONAL SALES OFFICES

#### **AUSTRALIA**

Intel Australia Pty. Ltd. Unit 13 Allambie Grove Business Park 25 Frenchs Forest Road East Frenchs Forest, NSW, 2086 Sydney Tel: 61-2-975-3300 FAX: 61-2-975-3375

Intel Australia Pty. Ltd. 711 High Street 1st Floor East Kw. Vic., 3102 Melbourne Tel: 61-3-810-2141 FAX: 61-3-819 7200

#### BRAZIL

Intel Semiconductores do Brazil LTDA Avenida Paulista, 1159-CJS 404/405 CEP 01311 - Sao Paulo - S.P. Tel: 55-11-287-5899 TLX: 11-37-557-ISDB FAX: 55-11-287-5119

#### CHINA/HONG KONG

Intel PRC Corporation 15/F, Office 1, Citic Bldg. Jian Guo Men Wai Street Beijing, PRC Tel: (1) 500-4850 TLX: 22947 INTEL CN FAX: (1) 500-2953 Intel Semiconductor Ltd.\* 10/F East Tower Bond Center Queensway, Central Hong Kong Tel: (852) 844-4555 FAX: (852) 868-1989

#### INDIA

Intel Asia Electronics, Inc. 4/2, Samrah Plaza St. Mark's Road Bangalore 560001 Tel: 91-812-215773 TLX: 953-845-2646 INTEL IN FAX: 091-812-215067

### JAPAN

Intel Japan K.K. 5-6 Tokodai, Tsukuba-shi Ibaraki, 300-26 Tel: 0298-47-8511 FAX: 0298-47-8450

Intel Japan K.K.\* Hachioji ON Bldg. 4-7-14 Myojin-machi Hachioji-shi, Tokyo 192 Tel: 0426-48-8770 FAX: 0426-48-8775 Intel Japan K.K.\* Bldg. Kumagaya 2-69 Hon-cho Kumagaya-shi, Saitama 360 Tel: 0495-24-6871 FAX: 0485-24-7518

Intel Japan K.K.\* Kawa-asa Bldg. 2-11-5 Shin-Yokohama Kohoku-ku, Yokohama-shi Kanagawa, 222 Tel: 045-474-7660 FAX: 045-471-4394

Intel Japan K.K.\* Ryokuchi-Eki Bldg. 2-4-1 Terauchi Toyonaka-shi, Osaka 560 Tel: 06-863-1091 FAX: 06-863-1084

Intel Japan K.K. Shinmaru Bldg. 1-5-1 Marunouchi Chiyoda-ku, Tokyo 100 Tel: 03-3201-3621 FAX: 03-3201-6850

Intel Japan K.K. Green Bldg. 1-16-20 Nishiki Naka-ku, Nagoya-shi Aichi 460 Tel: 052-204-1261 FAX: 052-204-1285

#### **KOREA**

Intel Korea, Ltd. 16th Floor, Life Bldg. 61 Yoido-dong, Youngdeungpo-Ku Seoul 150-010 Tel: (2) 784-8186 FAX: (2) 784-8096

#### **SINGAPORE**

Intel Singapore Technology, Ltd. 101 Thomson Road #08-03/06 United Square Singapore 1130 Tel: (65) 250-7811 FAX: (65) 250-9256

#### TAIWAN

Intel Technology Far East Ltd. Taiwan Branch Office 8th Floor, No. 205 Bank Tower Bldg. Tung Hua N. Road Taipei Tel: 886-2-5144202 FAX: 886-2-717-2455

# INTERNATIONAL DISTRIBUTORS/REPRESENTATIVES

## **ARGENTINA**

Dafsys S.R.L. Chacabuco, 90-6 Piso 1069-Buenos Aires Tel. & FAX: 54.1334.1871

## AUSTRALIA

Email Electronics 15-17 Hume Street Huntingdale, 3166 Tel: 011-61-3-544-8244 TLX: AA 30895 FAX: 011-61-3-543-8179

NSD-Australia 205 Middleborough Rd. Box Hill, Victoria 3128 Tel: 03 8900970 FAX: 03 8990819

## BRAZIL

Microlinear Largo do Arouche, 24 01219 Sao Paulo, SP Tel: 5511-220-2215 FAX: 5511-220-5750

# CHILE

Sisteco Vecinal 40 – Las Condes Santiago Tel: 562-234-1644 FAX: 562-233-9895

# CHINA/HONG KONG

Novel Precision Machinery Co., Ltd. Room 728 Trade Square 681 Cheung Sha Wan Road Kowloon, Hong Kong Tel: (852) 360-8999 TWX: 32032 NVTNL HX FAX: (852) 725-3695

## GUATEMALA

Abinitio 11 Calle 2 – Zona 9 Guatemala City Tel: 5022-32-4104 FAX: 5022-32-4123

#### INDIA

Micronic Devices Arun Complex No. 65 D.V.G. Road Basavanagudi Bangalore 560 004 Tel: 011-91-812-600-631 011-91-812-611-365 TLX: 9538458332 MDBG

Micronic Devices No. 516 5th Floor Swastik Chambers Sion, Trombay Road Chembur Bombay 400 071 TLX: 9531 171447 MDEV

Micronic Devices 25/8, 1st Floor Bada Bazaar Marg Old Rajinder Nagar New Delhi 110 060 Tel: 011-91-11-5723509 011-91-11-589771 TLX: 031-63253 MDND IN

Micronic Devices 6-3-348/12A Dwarakapuri Colony Hyderabad 500 482 Tel: 011-91-842-226748

S&S Corporation 1587 Kooser Road San Jose, CA 95118 Tel: (408) 978-6216 TLX: 820281 FAX: (408) 978-8635

## **JAMAICA**

MC Systems 10-12 Grenada Crescent Kingston 5 Tel: (809) 929-2638 (809) 926-0188 FAX: (809) 926-0104

## JAPAN

Asahi Electronics Co. Ltd. KMM Bldg. 2-14-1 Asano Kokurakita-ku Kitakyushu-shi 802 Tel: 093-511-6471 FAX: 093-551-7861 CTC Components Systems Co., Ltd. 4-8-1 Dobashi, Miyamae-ku Kawasaki-shi, Kanagawa 213 Tel: 044-852-5121 FAX: 044-877-4268

Dia Semicon Systems, Inc. Flower Hill Shinmachi Higashi-kan 1-23 Shinmachi, Setagaya-ku Tokyo 154 Tel: 03-3439-1600 FAX: 03-3439-1601

Okaya Koki 2-4-18 Sakae Naka-ku, Nagoya-shi 460 Tel: 052-204-8315 FAX: 052-204-8380

Ryoyo Electro Corp. Konwa Bldg. 1-12-22 Tsukiji Chuo-ku, Tokyo 104 Tel: 03-3546-5011 FAX: 03-3546-5044

## KOREA

J-Tek Corporation Dong Sung Bldg. 9/F 158-24, Samsung-Dong, Kangnam-Ku Seoul 135-090 Tel: (822) 557-8039 FAX: (822) 557-8304

Samsung Electronics
Samsung Main Bldg.
150 Taepyung-Ro-2KA, Chung-Ku
Seoul 100-102
C.P.O. Box 8780
Tel: (822) 751-3680
TWX: KORSST K 27970
FAX: (822) 753-9065

# MEXICO

PSI S.A. de C.V. Fco. Villa esq. Ajusco s/n Cuernavaca, MOR 62130 Tel: 52-73-13-9412 52-73-17-5340 FAX: 52-73-17-5333

# **NEW ZEALAND**

Email Electronics 36 Olive Road Penrose, Auckland Tel: 011-64-9-591-155 FAX: 011-64-9-592-681

## SAUDI ARABIA

AAE Systems, Inc. 642 N. Pastoria Ave. Sunnyvale, CA 94086 U.S.A. Tel: (408) 732-1710 FAX: (408) 732-3095 TLY: 494-3405 AAE SYS

## SINGAPORE

Electronic Resources Pte, Ltd. 17 Harvey Road #03-01 Singapore 1336 Tel: (65) 283-0888 TWX: RS 56541 ERS FAX: (65) 289-5327

## SOUTH AFRICA

Electronic Building Element 178 Erasmus St. (off Waterr Meyerspark, Pretoria, 0184 Tel: 011-2712-803-7680 FAX: 011-2712-803-8294

## **TAIWAN**

Micro Electronics Corporation 12th Floor, Section 3 285 Nanking East Road Taipei, R.O.C. Tel: (886) 2-7198419 FAX: (886) 2-7197916

Acer Sertek Inc. 15th Floor, Section 2 Chien Kuo North Rd. Taipei 18479 R.O.C. Tel: 886-2-501-0055 TWX: 23756 SERTEK FAX: (886) 2-5012521

# URUGUAY

Interfase Zabala 1378 11000 Montevideo Tel: 5982-96-0490 5982-96-1143 FAX: 5982-96-2965

# VENEZUELA

Unixel C.A. 4 Transversal de Monte Cristo Edf. AXXA, Piso 1, of. 1&2 Centro Empresarial Boleita Caracas Tel: 582-238-6082 FAX: 582-238-1816



#### ALASKA

Intel Corp. c/o TransAlaska Network 1515 Lore Rd. Anchorage 99507 Tel: (907) 522-1776

Intel Corp. c/o TransAlaska Data Systems c/o GCI Operations 520 Fifth Ave., Suite 407 Fairbanks 99701 Tel: (907) 452-6264

#### ARIZONA

\*Intel Corp. 410 North 44th Street Suite 500 Phoenix 85008 Tel: (602) 231-0386 FAX: (602) 244-0446

\*Intel Corp. 500 E. Fry Blvd., Suite M-15 Sierra Vista 85635 Tel: (602) 459-5010

#### **ARKANSAS**

Intel Corp. c/o Federal Express 1500 West Park Drive Little Rock 72204

#### CALIFORNIA

\*Intel Corp. 21515 Vanowen St., Ste. 116 Canoga Park 91303 Tel: (818) 704-8500

\*Intel Corp. 300 N. Continental Blvd. Suite 100 El Segundo 90245 Tel: (213) 640-6040

\*Intel Corp. 1900 Prairie City Rd. Folsom 95630-9597 Tel: (916) 351-6143

\*Intel Corp. 9665 Chesapeake Dr., Suite 325 San Diego 92123 Tel: (619) 292-8086

\*\*Intel Corp. 400 N. Tustin Avenue Suite 450 Santa Ana 92705 Tel: (714) 835-9642

\*\*Intel Corp. 2700 San Tomas Exp., 1st Floor Santa Clara 95051 Tel: (408) 970-1747

## **COLORADO**

\*Intel Corp. 600 S. Cherry St., Suite 700 Denver 80222 Tel: (303) 321-8086

# CONNECTICUT

\*Intel Corp. 301 Lee Farm Corporate Park 83 Wooster Heights Rd. Danbury 06811 Tel: (203) 748-3130

#### **FLORIDA**

\*\*Intel Corp. 800 Fairway Dr., Suite 160 Deerfield Beach 33441 Tel: (305) 421-0506 FAX: (305) 421-2444

\*Intel Corp. 5850 T.G. Lee Blvd., Ste. 340 Orlando 32822 Tel: (407) 240-8000

#### **GEORGIA**

\*Intel Corp. 20 Technology Park, Suite 150 Norcross 30092 Tel: (404) 449-0541

5523 Theresa Street Columbus 31907

#### HAWAII

\*\*Intel Corp. Honolulu 96820 Tel: (808) 847-6738

#### ILLINOIS

\*\*†Intel Corp. Woodfield Corp. Center III 300 N. Martingale Rd., Ste. 400 Schaumburg 60173 Tel: (708) 605-8031

#### INDIANA

\*Intel Corp. 8910 Purdue Rd., Ste. 350 Indianapolis 46268 Tel: (317) 875-0623

## KANSAS

\*Intel Corp. 10985 Cody, Suite 140 Overland Park 66210 Tel: (913) 345-2727

## KENTUCKY

Intel Corp. 133 Walton Ave., Office 1A Lexington 40508 Tel: (606) 255-2957

896 Hillcrest Road, Apt. A Radcliff 40160 (Louisville)

# LOUISIANA

Hammond 70401 (serviced from Jackson, MS)

#### MARYLAND

\*\*Intel Corp. 10010 Junction Dr., Suite 200 Annapolis Junction 20701 Tel: (301) 206-2860

NORTH AMERICAN SERVICE OFFICES

#### MASSACHUSETTS

\*\*Intel Corp. Westford Corp. Center 3 Carlisle Rd., 2nd Floor Westford 01886 Tel: (508) 692-0960

## **MICHIGAN**

\*Intel Corp. 7071 Orchard Lake Rd., Ste. 100 West Bloomfield 48322 Tel: (313) 851-8905

## **MINNESOTA**

\*Intel Corp. 3500 W. 80th St., Suite 360 Bloomington 55431 Tel: (612) 835-6722

# MISSISSIPPI

Intel Corp. c/o Compu-Care 2001 Airport Road, Suite 205F Jackson 39208 Tel: (601) 932-6275

#### MISSOURI

\*Intel Corp. 3300 Rider Trail South Suite 170 Earth City 63045 Tel: (314) 291-1990

Intel Corp. Route 2, Box 221 Smithville 64089 Tel: (913) 345-2727

## **NEW JERSEY**

\*\*Intel Corp. 300 Sylvan Avenue Englewood Cliffs 07632 Tel: (201) 567-0821

\*Intel Corp. Lincroft Office Center 125 Half Mile Road Red Bank 07701 Tel: (908) 747-2233

## NEW MEXICO

Intel Corp. Rio Rancho 1 4100 Sara Road Rio Rancho 87124-1025 (near Albuquerque) Tel: (505) 893-7000

#### **NEW YORK**

\*Intel Corp. 2950 Expressway Dr. South Suite 130 Islandia 11722 Tel: (516) 231-3300

Intel Corp. 300 Westage Business Center Suite 230 Fishkill 12524 Tel: (914) 897-3860

Intel Corp. 5858 East Molloy Road Syracuse 13211 Tel: (315) 454-0576

#### **NORTH CAROLINA**

\*Intel Corp. 5800 Executive Center Drive Suite 105 Charlotte 28212 Tel: (704) 568-8966

\*\*Intel Corp. 5540 Centerview Dr., Suite 215 Raleigh 27606 Tel: (919) 851-9537

#### OHIO

\*\*Intel Corp. 3401 Park Center Dr., Ste. 220 Dayton 45414 Tel: (513) 890-5350

\*Intel Corp. 25700 Science Park Dr., Ste. 100 Beachwood 44122 Tel: (216) 464-2736

#### **OREGON**

\*\*Intel Corp. 15254 N.W. Greenbrier Pkwy. Building B Beaverton 97006 Tel: (503) 645-8051

## PENNSYLVANIA

\*†Intel Corp. 925 Harvest Drive Suite 200 Blue Bell 19422 Tel: (215) 641-1000 1-800-468-3548 FAX: (215) 641-0785

\*\*†Intel Corp. 400 Penn Center Blvd., Ste. 610 Pittsburgh 15235 Tel: (412) 823-4970

\*Intel Corp. 1513 Cedar Cliff Dr. Camp Hill 17011 Tel: (717) 761-0860

#### **PUERTO RICO**

Intel Corp. South Industrial Park P.O. Box 910 Las Piedras 00671 Tel: (809) 733-8616

#### **TEXAS**

\*\*Intel Corp.
Westech 360, Suite 4230
8911 N. Capitol of Texas Hwy.
Austin 78752-1239
Tel: (512) 794-8086

\*\*†Intel Corp. 12000 Ford Rd., Suite 401 Dallas 75234 Tel: (214) 241-8087

\*\*Intel Corp. 7322 SW Freeway, Suite 1490 Houston 77074 Tel: (713) 988-8086

#### JTAH

Intel Corp. 428 East 6400 South Suite 104 Murray 84107 Tel: (801) 263-8051 FAX: (801) 268-1457

#### VIRGINIA

\*Intel Corp. 9030 Stony Point Pkwy. Suite 360 Richmond 23235 Tel: (804) 330-9393

#### WASHINGTON

\*\*Intel Corp. 155 108th Avenue N.E., Ste. 386 Bellevue 98004 Tel: (206) 453-8086

## **CANADA**

## **ONTARIO**

\*\*Intel Semiconductor of Canada, Ltd. 2650 Queensview Dr., Ste. 250 Ottawa K2B 8H6 Tel: (613) 829-9714

\*\*Intel Semiconductor of Canada, Ltd. 190 Attwell Dr., Ste. 102 Rexdale (Toronto) M9W 6H8 Tel: (416) 675-2105

## QUEBEC

\*\*Intel Semiconductor of Canada, Ltd. 1 Rue Holiday Suite 115 Tour East Pt. Claire H9R 5N3 Tel: (514) 694-9130 FAX: 514-694-0064

# **CUSTOMER TRAINING CENTERS**

SYSTEMS ENGINEERING OFFICES

### ARIZONA 2402 W B

2402 W. Beardsley Road Phoenix 85027 Tel: (602) 869-4288 1-800-468-3548

# MINNESOTA

3500 W. 80th Street Suite 360 Bloomington 55431 Tel: (612) 835-6722

\*Carry-in locations
\*\*Carry-in/mail-in locations

NEW YORK

2950 Expressway Dr., South Islandia 11722 Tel: (506) 231-3300



UNITED STATES
Intel Corporation
2200 Mission College Boulevard
P.O. Box 58119
Santa Clara, CA 95052-8119

JAPAN
Intel Japan K.K.
5-6 Tokodai, Tsukuba-shi
Ibaraki, 300-26

FRANCE
Intel Corporation S.A.R.L.
1, Rue Edison, BP 303
78054 Saint-Quentin-en-Yvelines Cedex

UNITED KINGDOM
Intel Corporation (U.K.) Ltd.
Pipers Way
Swindon
Wiltshire, England SN3 1RJ

GERMANY
Intel GmbH
Dornacher Strasse 1
8016 Feldkirchen bei Muenchen

HONG KONG
Intel Semiconductor Ltd.
10/F East Tower
Bond Center
Queensway, Central

CANADA Intel Semiconductor of Canada, Ltd. 190 Attwell Drive, Suite 500 Rexdale, Ontario M9W 6H8